# HIGH-PERFORMANCE STATIC RAMS

INCLUDES 3.3V AND BICMOS SRAMS





Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

# 1992/93 HIGH-PERFORMANCE SRAM DATA BOOK

## **GENERAL INFORMATION**

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

**16K SRAM PRODUCTS** 

64K SRAM PRODUCTS

256/288K SRAM PRODUCTS

**1M SRAM PRODUCTS** 

3.3V SRAM PRODUCTS

SPECIALTY SRAM PRODUCTS

### CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books: High-Performance Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and High-Performance Static RAM.

IDT's 1992/93 High-Performance SRAM Data Book is comprised of both new product data sheets and revised data sheets on existing products. The new products include high-speed, high-density BiCMOS devices, Specialty SRAM products, and true 3.3V high-performance SRAMs. The existing product revisions upgrade and correct the existing specification, to more accurately reflect device improvements that have been made over time. Also included is a current packaging section for the products included in this book

The 1992/93 SRAM Data Book's Table of Contents is a listing of the products contained in this data book only (in the past, we have also included products that appeared in other IDT data books). The numbering scheme for the book is consistent with the 1990–91 data books. The number at the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e., 5.5 would be the fifth data sheet in the fifth section). The number in the lower right-hand corner is the page number for that particular data sheet.

The data sheets are organized in six sections (16K, 64K, 256/288K, 1M, 3.3V, and Specialty SRAMs). Each section is then ordered by total number of bits (low to high), device word width (narrow to wide), and performance (slow to fast).

Integrated Device Technology, Inc. is a recognized leader in high-speed CMOS and BiCMOS technology and produces a broad line of products. This enables us to provide complete CMOS and BiCMOS solutions to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speeds, lower power, and package and/or architectural benefits that allow designers to significantly improve system performance.

**To find ordering information:** Ordering Information for all products in this book appears in Section 1, along with the Product Selector Matrix, Package Marking Description, and Functional Cross Reference. Reference data on our Technology Capabilities, Quality Commitments, and Package Diagram Outlines is included in Sections 2, 3, and 4 respectively.

To find product data: Begin with the Table of Contents (page 1.2), Product Selector Matrix (page 1.6), or with the Numeric Table of Contents (page 1.3). The Product Selector Matrix will help you identify the device you are interested in, while the Table of Contents indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION—contain initial descriptions (subject to change) for products that are in development, including features, block diagrams, and target specifications.

**PRELIMINARY**—contain descriptions for products soon to be or recently, released to production, including features, pinouts, and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL—contain minimum and maximum limits specified over the complete voltage supply and temperature range for full production devices.

New products, product performance enhancements, additional package types, and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types, and product availability.

## ABOUT THE COVER

The cover features an IDT71B024 SRAM wafer at approximately 1.4x magnification in the background, and a sampling of IDT SRAMs in space-saving surface-mount packaging from across our product portfolio. The IDT71B024 is a 15ns 1-megabit SRAM which is setting the performance standard for evolutionary pinout 128K x 8 SRAMs, demonstrating the advantage offered by IDT's leading-edge technology. The SOJ-packaged parts represent the wide range of industry-leading SRAM products offered by IDT, including high-performance BiCMOS SRAMs, specialty SRAMs, and the industry's first true 3.3V high-performance SRAM, the IDT713256.

1

## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support
  or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the
  labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark, and BiCEMOS, CacheRAM, and CEMOS are trademarks of Integrated Device Technology, Inc. All other trademarks are trademarks of their respective companies.

# 1992 SRAM DATA BOOK TABLE OF CONTENTS

CENEDAL INC	ODMATION	P
GENERAL INF	ORIVIA HON	
Numeric Table of C	ontents	1
	O	
	ng Description	
	octor Matrix	
	etor wattk	
i unclional Cross ne	; e e loe	, I
TECHNOLOGY	AND CAPABILITIES	
IDTLeading the C	MOS Future	2
	SC-SMD Program	
Radiation Hardened	Technology	2
	CMOS Technology	
Surface Mount Tech	nology	2
	ilities and Capabilities	
Superior Quality and	d Reliability	2
OHALITY AND	DELLADILITY	
QUALITY AND		-
	Performance	
Dadiation Tolorost	nance Program Enhanced/Hardened Products for Radiation Environments	
nadiation roleraniza	:intaliced/harderied Products for hadiation Environments	3
PACKAGE DIA	GRAM OUTLINES	
	ce Calculations for IDT's Packages	4
	outline Index	
	Diagram Outlines	
morionimo i donago	Diagram Odimico	
16K SRAM PRO	DDUCTS	
IDT6167	16K x 1 CMOS	5
IDT6168	4K x 4 CMOS	
IDT61970	4K x 4 CMOS with Output Enable	
IDT71681	4K x 4 CMOS with Separate Input/Output	
IDT71682	4K x 4 CMOS with Separate Input/Output	
IDT6116	2K x 8 CMOS	
64K SRAM PRO		
IDT7187	64K x 1 CMOS	
IDT7188	16K x 4 CMOS	
IDT71B88	16K x 4 BiCMOS	
IDT6198	16K x 4 CMOS with Output Enable	
IDT61B98	16K x 4 BiCMOS with Output Enable	
IDT7198	16K x 4 CMOS with Output Enable and CS2	
DT71981	16K x 4 CMOS with Separate Input/Output	
DT71982	16K x 4 CMOS with Separate Input/Output	
DT7164	8K x 8 CMOS	6
DT71B64	8K x 8 BiCMOS	6
050/000/7 05 * *	A DECOLLOTO	
256/288K SRAN		_
IDT61298SA	64K x 4 CMOS	
IDT61B298	64K x 4 BiCMOS	
IDT61B298SA	64K x 4 BiCMOS	
IDT71256	32K x 8 CMOS	
IDT71256SA	32K x 8 CMOS	
IDT71R256	32K v 8 BiCMOS	7

1992 SRAM DATA B	OOK (Continued)	
256/288K SRAM PRO	DDUCTS (Cont'd) 32K x 8 BiCMOS	7.7
IDT71B2500A	32K x 9 BiCMOS	7.8
1M SRAM PRODUCT	rs	
IDT71028	256K x 4 CMOS	8.1
IDT71B028	256K x 4 BiCMOS	8.2
IDT71B128	256K x 4 BiCMOS Center Power/GND	8.3
IDT71024	128K x 8 CMOS	8.4
IDT71B024	128K x 8 BiCMOS	8.5
IDT71B124	128K x 8 BiCMOS Center Power/GND	8.6
3.3V SRAM PRODUC		
IDT713256	32K x 8 CMOS 3.3V	9.1
IDT713024	128K x 8 CMOS 3.3V	9.2
SPECIALTY SRAM P	PRODUCTS	
	4K x 4 CMOS Cache Tag	10.1
IDT6178		10.1
IDT71B74	8K x 8 BiCMOS Cache Tag	10.2
IDT71256SL/L	32K x 8 Low-Power Notebook SRAM	10.3
IDT71589	32K x 9 CMOS, Burst Mode 486	10.4
IDT71B589	32K x 9 BiCMOS, Burst Mode 486	10.5
IDT71B229	16K x 9 x 2 BiCMOS Cache RAM	10.6
SRAM MODULES (Please	e refer to the 1992 Specialized Memories and Modules Data Book)	
IDT7MP4104	1M x 32 BiCMOS/CMOS Static RAM Module	7.14
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module	7.15
IDT7MB4067	256K x 32 Static RAM Module	7.16
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	7.17
IDT7M4013	128K x 32 Static RAM Module	7.18
IDT7MP4036	64K x 32 BiCMOS/CMOS Static RAM Module	7.19
IDT7M4003	32K x 32 Static RAM Module	7.18
IDT7MP4031	16K x 32 BiCMOS/CMOS Static RAM Module	7.20
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4047	512K x 16 Static RAM Module	7.22
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4046	256K x 16 Static RAM Module	7.22
IDT7MP4027	64K x 16 BiCMOS/CMOS Static RAM Module	7.23
IDT7MB4040	256K x 9 Static RAM Module	7.24
IDT7MB4084	2M x 8 Static RAM Module	7.25
IDT7MP4059	2M x 8 Static RAM Module	7.26
IDT7M4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7MB4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7M4048	512K x 8 Military Static RAM Module	7.28 7.29
IDT7MP4058 IDT7M4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7MB4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7M4068	256K x 8 Military Static RAM Module	7.31
IDT7MP4034	256K x 8 Static RAM Module	7.32
SRAM MONOLITHICS		
IDT71M024	128K x 8 Static RAM Monolithic	7.33
the state of the s	128K x 8 Static RAM Monolithic	7.33
IDT71M025	1201, X & Olding I Milit Microsoft India	7.33
CACHE MODULES		
IDT7MP6087	256K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MP6085	128K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MB6089	128K Byte Secondary Cache Module for the Intel™ i486™	7.36
IDT7MB6091	128K Byte Secondary Cache Module for the Intel™ i486™	7.37
IDT7MP6086	128K Byte Secondary Cache Module for the Intel™ i486™	7.38
IDT SALES OFFICE,	REPRESENTATIVE AND DISTRIBUTOR LOCATIONS	

## 1

## **NUMERICAL TABLE OF CONTENTS**

PART NO.		PAGE
IDT6116	2K x 8 CMOS	. 5.5
IDT6167	16K x 1 CMOS	. 5.1
IDT6168	4K x 4 CMOS	. 5.2
IDT6178	4K x 4 CMOS Cache Tag	
IDT6198	16K x 4 CMOS with Output Enable	
IDT61298SA	64K x 4 CMOS	
IDT61B98	16K x 4 BiCMOS with Output Enable	. 6.5
IDT61B298	64K x 4 BiCMOS	
IDT61B298SA	64K x 4 BiCMOS	
IDT61970	4K x 4 CMOS with Output Enable	
IDT7164	8K x 8 CMOS	
IDT7187	64K x 1 CMOS	. 6.1
IDT7188	16K x 4 CMOS	
IDT7198	16K x 4 CMOS with Output Enable and CS2	. 6.6
IDT71024	128K x 8 CMOS	
IDT71028	256K x 4 CMOS	. 8.1
IDT71256	32K x 8 CMOS	. 7.4
IDT71256SL/L	32K x 8 Low-Power Notebook SRAM	. 10.3
IDT71256SA	32K x 8 CMOS	7.5
IDT71589	32K x 9 CMOS, Burst Mode 486	. 10.4
IDT71681	4K x 4 CMOS with Separate Input/Output	. 5.4
IDT71682	4K x 4 CMOS with Separate Input/Output	. 5.4
IDT71981	16K x 4 CMOS with Separate Input/Output	6.7
IDT71982	16K x 4 CMOS with Separate Input/Output	
IDT713024	128K x 8 CMOS 3.3V	9.2
IDT713256	32K x 8 CMOS 3.3V	
IDT71B024	128K x 8 BiCMOS	8.5
IDT71B028	256K x 4 BiCMOS	8.2
IDT71B64	8K x 8 BiCMOS	6.9
IDT71B74	8K x 8 BiCMOS Cache Tag	10.2
IDT71B88	16K x 4 BiCMOS	6.3
IDT71B124	128K x 8 BiCMOS Center Power/GND	8.6
IDT71B128	256K x 4 BiCMOS Center Power/GND	8.3
IDT71B229	16K x 9 x 2 BiCMOS Cache RAM	10.6
IDT71B256	32K x 8 BiCMOS	7.6
IDT71B256SA	32K x 8 BiCMOS	7.7
IDT71B259	32K x 9 BiCMOS	7.8
IDT710500	22K v 0 BiCMOS Buret Mode 486	10 E

## ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:

- A. Complete Bill To.
- B. Complete Ship To.
- C. Purchase Order Number.
- D. Certificate of Conformance, Y or N.
- E. Customer Source Inspection, Y or N.
- F. Government Source Inspection. Y or N
- G. Government Contract Number and Rating.
- H. Requested Routing.
- I. IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book.


- J. SCD Number Specification Control Document (Internal Traveller).
- K. Customer Part Number/Drawing Number/Revision Level -

Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.

- L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
- M. Request Date With Exact Quantity.
- N. Unit Price.
- O. Special Instructions, Including Q.A. Clauses, Special Processing.

Federal Supply Code Number/Cage Number — 61772 Dun & Bradstreet Number — 03-814-2600 Federal Tax I.D. — 94-2669985 TLX# — 887766 FAX# — 408-727-3468

#### PART NUMBER DESCRIPTION



## PACKAGE DESCRIPTION TABLE

1			
С	CERAMIC SIDEBRAZE	PF	PLASTIC FLATPACK
D	CERDIP	so	PLASTIC SMALL OUTLINE IC
F	FLATPACK	TC	SIDEBRAZE THINDIP (300 MIL)
G	PIN GRID ARRAY	TP	PLASTIC THIN DUAL IN-LINE
J	PLASTIC LEADED CHIP CARRIER	QE	CERQUAD GULL WING
L	LEADLESS CHIP CARRIER	XE	CERPACK (F11 CONFIG. ONLY)
P	PLASTIC DIP	XL	FINE-PITCH LCC
Υ	SOJ		

<sup>\*</sup>Consult Factory

<sup>\*\*</sup>For Logic, the "54" series (e.g. IDT54FCT138) — -55°C to +125°C the "74" series (e.g. IDT74FCT138) — 0°C to +70°C

## IDT PACKAGE MARKING DESCRIPTION


## PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

- An "IDT" corporate identifier for Integrated Device Technology, Inc.
- A basic device part number composed of alpha-numeric characters.
- A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard power product.
  - "L" or "LA" is used for lower power than the standard power product.

- A device speed identifier, when applicable, is either alpha characters, such as "A" or "B", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
- A package identifier, composed of one or two characters.The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
- A temperature/process identifier. The product is available
  in either the commercial or military temperature range,
  processed to a commercial specification, or the product is
  available in the military temperature range with full
  compliance to MIL-STD-883. Many of IDT's products
  have burn-in included as part of the standard commercial
  process flow.
- A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

## Example for Monolithic Devices:



<sup>\*</sup> Field Identifier Applicable To All Products

2507 drw 01

## **ASSEMBLY LOCATION DESIGNATOR**

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam, Korea

I = USA

P = Penang, Malaysia

## MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

								Packages			$\neg \neg$				
1	1	ŀ		Part	ĺ	Speeds		<del> </del>	Comm	nercial	T acr	ages	Mili	tary	-
Size	Org.	Features	Process	Number	Power	Commercial	Military	PDIP	SOJ	SOIC	PLCC	SBRZ	CDIP	LCC	CPAK
16K	16K x 1		CMOS	6167	SA/LA	15,20,25,35	20,25,35,45,55,70	20	20	20	_		20	20	20
	4K x 4		CMOS	6168	SA/LA	12,15,20,25,35	15,20,25,35,45,55,70	20	20	20	_	_	20	20	20
	4K x 4	OE	CMOS	61970	SA/LA	15,20,25,35	20,25,35,45,55	22	24	_	_	_	22		
	4K x 4	Sep I/O	CMOS	71681	SA/LA	15,20,25,35,45	20,25,35,45,55,70	24	24	24	_	_	24	28	24
	4K x 4	Sep I/O	CMOS	71682	SA/LA	15,20,25,35,45	20,25,35,45,55,70	24	24	24	_	_	24	28	24
	2K x 8		CMOS	6116	SA/LA	15,20,25,35,45	20,25,35,45,55,70,90, 120,150	24	24	24	_		24	28/32	24
64K	64K x 1	1	CMOS	7187	S/L	15,20,25,35	25,35,45,55,70,85	22	24	24	_		22	22/28	24
	16K x 4		CMOS	7188	S/L	15,20,25,35	20,25,35,45,55,70,85	22	24			_	22	_	24
	16K x 4		BiCMOS	71B88	S	8,10,12	N/A	22	24	<u> </u>		_			
	16K x 4	OE	CMOS	6198	S/L	15,20,25,35	20,25,35,45,55,70,85	24	24		_		24	28	T-
	16K x 4	OE	BiCMOS	61B98	S	8,10,12	N/A	24	24				1		
	16K x 4	OE, CS2	CMOS	7198	S/L	15,20,25,35	20,25,35,45,55,70,85	24	24				24	28	
	16K x 4	Sep I/O	CMOS	71981	S/L	15,20,25,35	20,25,35,45,55,70,85	28	28		-		28	28	
	16K x 4	Sep I/O	CMOS	71982	S/L	15,20,25,35	20,25,35,45,55,70,85	28	28		_		28	28	
	8K x 8		CMOS	7164	S/L	15,20,25,35	20,25,35,45,55,70,85	28	28	28	32	_	28	28/32	28
	8K x 8		BiCMOS	71B64	S	8,10,12	N/A	28	28						
256/288K	64K x 4		CMOS	61298	SA	15,17,20	20,25	28	28	_	_	28	-	28	
	64K x 4		BICMOS	61B298	S	12,15,20	N/A	28	28	_	=	_	_		
	64K x 4		BiCMOS	61B298	SA	10,12,15	N/A	28	28	_					-
	32K x 8		CMOS	71256	S/L	20,25,35	25,35,45,55,70,85	28	28	28	32	28	28	28/32	28
	32K x 8		CMOS	71256	SA	15,17	17,20	28	28	_		28	_	32	
	32K x 8		BICMOS	71B256	S	12,15,20	N/A	28	28		_	_			
	32K x 8		BiCMOS	71B256	SA	10,12,15	N/A	28	28	_	_	_			
	32K x 9		BICMOS	71B259	S	10,12,15	N/A	_	32						_
1M	256K x 4		CMOS	71028	S/L	15,17	20,25	28	28				28		T
	256K x 4		BiCMOS	71B028	s	15,17	N/A	28	28	_	_	_	_		
	256K x 4	Center Pwr	BiCMOS	71B128	S	10,12,15	N/A	32	32	Γ=	_	_	_		
	128K x 8		CMOS	71024	S/L	15,17	20,25	32	32	_		_	32	32	Τ=
	128K x 8		BiCMOS	71B024	S	15,17	N/A	32	32	_	_			_	
	128K x 8	Center Pwr	BiCMOS	71B124	S	10,12,15	N/A	32	32	_			_		
3.3V RAMS	32K x 8	3.3V	3.3V CMOS	713256	SL	20,25,30	N/A	-	28		_				
	128K x 8	3.3V	3.3V CMOS	713024	SL	20,25	N/A	_	32	_	_	<u> </u>			
Specialty	4K x 4	Tag	CMOS	6178	s	10,12,15,20,25	15,20,25	22	24	_	_	<u> </u>	22		
	8K x 8	Tag	BICMOS	71B74	S	8,10,12,15	N/A	28	28	Γ=	<u> </u>	_	_	_	
	32K x 8	Notebook	CMOS	71256	SL/L	25,35	NA	28	28	_	Γ=	_	Γ=	_	_
	32K x 9	Burst	CMOS	71589	s	20,25,35	N/A	=	32		_	_	_	_	
	32K x 9	Burst	BICMOS	71B589	S	10,12,14	N/A	$\overline{}$	32	_	_	_	_		1-1
-	16K x 9 x 2	Bicameral	BiCMOS	71B229	s	12,16,22	N/A	_	32					_	$\vdash$



## SRAM FUNCTIONAL CROSS REFERENCE GUIDE

Note: This cross reference guide reflects Functional Correlation ONLY. Please refer to the individual data sheet specifications to ensure that the IDT device meets your parametric and packaging requirements.

	IDT	DECORIDEION
AT&T	IDT	DESCRIPTION
ATT7C167	IDT6167	16K x 1
ATT7C168	IDT6168	4K x 4
ATT7C170	IDT61970	4K x 4 OE*
ATT7C171	IDT71681	4K x 4 Sep I/O
ATT7C172	IDT71682	4K x 4 Sep I/O
ATT7C116	IDT6116	2K x 8
ATT7C187	IDT7187	64K x 1
ATT7C164	IDT7188	16K x 4
ATT7C164	IDT71B88	16K x 4
ATT7C166	IDT6198	16K x 4 OE*
ATT7C166	IDT61B98	16K x 4 OE*
ATT7C165	IDT7198	16K x 4 OE*/CS2*
ATT7C161	IDT71981	16K x 4 Sep I/O
ATT7C162	IDT71982	16K x 4 Sep I/O
ATT7C185	IDT7164	8K x 8
ATT7C185	IDT71B64	8K x 8
ATT7C195	IDT61298SA	64K x 4 OE*
ATT7C195	IDT61B298SA	64K x 4 OE*
ATT7C199	IDT71256	32K x 8
ATT7C199	IDT71256SA	32K x 8
ATT7C199	IDT71B256SA	32K x 8
ATT7C106	IDT71028	256K x 4 OE*
ATT7C106	IDT71B028	256K x 4 OE*
ATT7C109	IDT71024	128K x 8
ATT7C109	IDT71B024	128K x 8
ATT7C180	IDT6178	4K x 4 Cache Tag
ATT7C174	IDT71B74	8K x 8 Cache Tag
CYPRESS	IDT	DESCRIPTION
CY7C167	IDT6167	16K x 1
CY7C167A	IDT6167	16K x 1
CY7C168	IDT6168	4K x 4
CY7C168A	IDT6168	4K x 4
CY7C169	IDT6168	4K x 4
CY7C169A	IDT6168	4K x 4
CY7C170	IDT61970	4K x 4 OE*
CY7C170A	IDT61970	4K x 4 OE*
CY7C171	IDT71681	4K x 4 Sep I/O
CY7C171A	IDT71681	4K x 4 Sep I/O
CY7C172	IDT71682	4K x 4 Sep I/O

CYPRESS	IDT	DESCRIPTION
CY7C172A	IDT71682	4K x 4 Sep I/O
CY7C128	IDT6116	2K x 8
CY7C128A	IDT6116	2K x 8
CY7C187	IDT7187	64K x 1
CY7C187A	IDT7187	64K x 1
CY7C164	IDT7188	16K x 4
CY7C164A	IDT7188 .	16K x 4
CY7B164A	IDT71B88	16K x 4
CY7C164	IDT71B88	16K x 4
CY7C164A	IDT71B88	16K x 4
CY7C166	IDT6198	16K x 4 OE*
CY7C166A	IDT6198	16K x 4 OE*
CY7B166	IDT61B98	16K x 4 OE*
CY7C166	IDT61B98	16K x 4 OE*
CY7C166A	IDT61B98	16K x 4 OE*
CY7C161	IDT71981	16K x 4 Sep I/O
CY7C161A	IDT71981	16K x 4 Sep I/O
CY7C162	IDT71982	16K x 4 Sep I/O
CY7C162A	IDT71982	16K x 4 Sep I/O
CY7C185	IDT7164	8K x 8
CY7C185A	IDT7164	8K x 8
CY7C186	IDT7164	8K x 8
CY7C186A	IDT7164	8K x 8
CY7B185	IDT71B64	8K x 8
CY7C185	IDT71B64	8K x 8
CY7C195	IDT61298SA	64K x 4 OE*
CY7B195	IDT61B298SA	64K x 4 OE*
CY7C198	IDT71256	32K x 8
CY7C199	IDT71256	32K x 8
CY7B198	IDT71256SA	32K x 8
CY7B199	IDT71256SA	32K x 8
CY7B199	IDT71B256SA	32K x 8
CY7C106	IDT71028	256K x 4 OE*
CY7C109	IDT71024	128K x 8
EDI	IDT	DESCRIPTION
EDI8164	IDT7187	64K x 1
EDI8416	IDT7188	16K x 4
EDI8417	IDT6198	16K x 4 OE*
EDI8808CB	IDT7164	8K x 8
ED18466CA	IDT61298SA	64K x 4 OE*
EDI8466CB	IDT61298SA	64K x 4 OE*
EDI8466CB	IDT61B298SA	64K x 4 OE*
EDI8833C	IDT71256	32K x 8
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	

EDI	IDT	DESCRIPTION
EDI8833LP	IDT71256	32K x 8
EDI8833P	IDT71256	32K x 8
EDI8834C	IDT71256	32K x 8
EDI8834CA	IDT71256	32K x 8
EDI84256CS	IDT71028	256K x 4 OE*
EDI84256LPS	IDT71028	256K x 4 OE*
EDI84256PS	IDT71028	256K x 4 OE*
EDI88130C	IDT71024	128K x 8
EDI88130LP	IDT71024	128K x 8
EDI88130P	IDT71024	128K x 8
EDI88130CS	IDT71024	128K x 8
EDI88130LPS	IDT71024	128K x 8
EDI88130PS	IDT71024	128K x 8
FUJITSU	IDT	DESCRIPTION
MB81C67	IDT6167	16K x 1
MB81C68A	IDT6168	4K x 4
MB81C69A	IDT6168	4K x 4
MB81C71	IDT7187	64K x 1
MB81C71A	IDT7187	64K x 1
MB81C74	IDT7188	16K x 4
MB81C75	IDT6198	16K x 4 OE*
MB81C78A	IDT7164	8K x 8
MB82B78	IDT7164	8K x 8
MB82B78	IDT71B64	8K x 8
MB82B85	IDT61298SA	64K x 4 OE*
MB82B85	IDT61B298SA	64K x 4 OE*
MB8298	IDT71256	32K x 8
MB8298	IDT71256SA	32K x 8
MB82B88	IDT71256SA	32K x 8
MB82B89	IDT71B259	32K x 9
MB82B005	IDT71028	256K x 4 OE*
MB82B008	IDT71024	128K x 8
HITACHI	IDT	DESCRIPTION
HM6267	IDT6167	16K x 1
HM6268	IDT6168	4K x 4
HM6716	IDT6116	2K x 8
HM6287	IDT7187	64K x 1
HM6287H	IDT7187	64K x 1
HM6787	IDT7187	64K x 1
HM6787H	IDT7187	64K x 1
HM6288	IDT7188	16K x 4
HM6788	IDT7188	16K x 4
HM6788H	IDT7188	16K x 4
HM6788HA	IDT71B88	16K x 4
HM6289	IDT6198	16K x 4 OE*
HM6789	IDT6198	16K x 4 OE*
HM6788HA HM6289	IDT71B88 IDT6198	16K x 4 16K x 4 OE*

HITACHI	IDT	DESCRIPTION
HM6709A	IDT61298SA	64K x 4 OE*
HM6709A	IDT61B298SA	64K x 4 OE*
HM6709SH	IDT61B298SA	64K x 4 OE*
HM62832H	IDT71256	32K x 8
HM62832H	IDT71256SA	32K x 8
HM62832UH	IDT71256SA	32K x 8
HM62832UHL	IDT71256SA	32K x 8
HM67832SH	IDT71B256SA	32K x 8
HM62932	IDT71B259	32K x 9
HM624256A	IDT71028	256K x 4 OE*
HM674256UH	IDT71B128	256K x 4 OE* Ctr Pwr/Gnd
HM628127H	IDT71024	128K x 8
HM628127H	IDT71B024	128K x 8
HM678127UH	IDT71B124	128K x 8 Center Pwr/Gnd
INMOS	IDT	DESCRIPTION
IMS1403	IDT6167	16K x 1
IMS1423	IDT6168	4K x 4
IMS1600	IDT7187	64K x 1
IMS1605	IDT7187	64K x 1
IMS1620	IDT7188	16K x 4
IMS1625	IDT7188	16K x 4
IMS1624	IDT6198	16K x 4 OE*
IMS1629	IDT6198	16K x 4 OE*
IMS1626	IDT71981	16K x 4 Sep I/O
IMS1627	IDT71982	16K x 4 Sep I/O
IMS1630	IDT7164	8K x 8
IMS1635	IDT7164	8K x 8
LOGIC	IDT	DESCRIPTION
L7C167	IDT6167	16K x 1
L7C168	IDT6168	4K x 4
L7C170	IDT61970	4K x 4 OE*
L7C171	IDT71681	4K x 4 Sep I/O
L7C172	IDT71682	4K x 4 Sep I/O
L6116	IDT6116	2K x 8
L6116L	IDT6116	2K x 8
L7C187	IDT7187	64K x 1
L7C164	IDT7188	16K x 4
L7C164	IDT71B88	16K x 4
L7C166	IDT6198	16K x 4 OE*
L7C166	IDT61B98	16K x 4 OE*
L7C165	IDT7198	16K x 4 OE*/CS2*
L7C161	IDT71981	16K x 4 Sep I/O
L7C162	IDT71982	16K x 4 Sep I/O
L7C185	IDT7164	8K x 8
L7CL185	IDT7164	8K x 8
L7C185	IDT71B64	8K x 8
L7CL185	IDT71B64	8K x 8
L7C195	IDT61298SA	64K x 4 OE*

1.7 2

Logic	IDT	DESCRIPTION
L7C195	IDT61B298SA	64K x 4 OE*
L7C199	IDT71256	32K x 8
L7CL199	IDT71256	32K x 8
L7C199	IDT71256SA	32K x 8
L7CL199	IDT71256SA	32K x 8
L7C199	IDT71B256SA	32K x 8
L7CL199	IDT71B256SA	32K x 8
	<del> </del>	<del>                                     </del>
L7C180	IDT6178	4K x 4 Cache Tag
L7C174	IDT71B74	8K x 8 Cache Tag
MICRON	IDT	DESCRIPTION
MT5C1601	IDT6167	16K x 1
MT5C1604	IDT6168	4K x 4
MT5C1606	IDT71681	4K x 4 Sep I/O
MT5C1607	IDT71682	4K x 4 Sep I/O
MT5C1608	IDT6116	2K x 8
MT5C6401	IDT7187	64K x 1
MT5C6404	IDT7188	16K x 4
MT5C6404	IDT71B88	16K x 4
MT5C6405	IDT6198	16K x 4 OE*
MT5C6405	IDT61B98	16K x 4 OE*
MT5C6406	IDT71981	16K x 4 Sep I/O
MT5C6407	IDT71982	16K x 4 Sep I/O
MT5C6408	IDT7164	8K x 8
MT5C6408	IDT71B64	8K x 8
MT5C2565	IDT61298SA	64K x 4 OE*
MT5C2565	IDT61B298SA	64K x 4 OE*
MT5C2568	IDT71256	32K x 8
MT5C2568	IDT71256SA	32K x 8
MT5C2568	IDT71B256SA	32K x 8
MT5C2889	IDT71B259	32K x 9
MT5C1005	IDT71028	256K x 4 OE*
MT5C1008	IDT71024	128K x 8
MITSUBISHI	IDT	DESCRIPTION
M5M21C67	IDT6167	16K x 1
M5M21C68	IDT6168	4K x 4
M5M5187A	IDT7187	64K x 1
M5M5187B	IDT7187	64K x 1
M5M5188A	IDT7188	16K x 4
M5M5188B	IDT7188	16K x 4
M5M5189A	IDT6198	16K x 4 OE*
M5M5189B	IDT6198	16K x 4 OE*
M5M5178	IDT7164	8K x 8
M5M5178A	IDT7164	8K x 8
M5M5178B	IDT7164	8K x 8
M5M5259B	IDT61298SA	64K x 4 OE*
M5M5259B	IDT61B298SA	64K x 4 OE*
M5M5278	IDT71256	32K x 8
	1.5.7.1250	1

MITSUBISHI	IDT	DESCRIPTION
M5M5278	IDT71256SA	32K x 8
M5M52B78	IDT71B256SA	32K x 8
M5M52B88	IDT71B256SA	32K x 8
M5M5279	IDT71B259	32K x 9
M5M52B79	IDT71B259	32K x 9
M5M51004	IDT71028	256K x 4 OE*
MOTOROLA	IDT	DESCRIPTION
MCM6268	IDT6168	4K x 4
MCM6270	IDT61970	4K x 4 OE*
MCM6287C	IDT7187	64K x 1
MCM6288	IDT7188	16K x 4
MCM6288B	IDT7188	16K x 4
MCM6288C	IDT7188	16K x 4
MCM6288	IDT71B88	16K x 4
MCM6288C	IDT71B88	16K x 4
MCM6290	IDT6198	16K x 4 OE*
MCM6290C	IDT6198	16K x 4 OE*
MCM6290	IDT61B98	16K x 4 OE*
MCM6290C	IDT61B98	16K x 4 OE*
MCM6264C	IDT7164	8K x 8
MCM6764A	IDT71B64	8K x 8
MCM6209	IDT61298SA	64K x 4 OE*
MCM6209C	IDT61298SA	64K x 4 OE*
MCM6709	IDT61B298SA	64K x 4 OE*
MCM6709A	IDT61B298SA	64K x 4 OE*
MCM6206	IDT71256	32K x 8
MCM6206C	IDT71256	32K x 8
MCM6206	IDT71256SA	32K x 8
MCM6206C	IDT71256SA	32K x 8
MCM6706	IDT71B256SA	32K x 8
MCM6706A	IDT71B256SA	32K x 8
MCM6205C	IDT71B259	32K x 9
MCM6705A	IDT71B259	32K x 9
MCM6229	IDT71028	256K x 4 OE*
MCM6229A	IDT71028	256K x 4 OE*
MCM6729	IDT71B128	256K x 4 OE* Ctr Pwr/Gnd
MCM6226	IDT71024	128K x 8
MCM6226A	IDT71024	128K x 8
MCM6726	IDT71B124	128K x 8 Center Pwr/Gnd
MCM62V06	IDT713256	32K x 8 - 3.3V
NEC	IDT	DESCRIPTION
uPD4311	IDT6167	16K x 1
uPD4314C	IDT6168	4K x 4
uPD4361	IDT7187	64K x 1
uPD4362	IDT7188	16K x 4
uPD4362	IDT71B88	16K x 4
uPD4363	IDT6198	16K x 4 OE*

·	, — — · · · · · · · ·	<u> </u>
NEC	IDT	DESCRIPTION
uPD4363	IDT61B98	16K x 4 OE*
uPD4368	IDT7164	8K x 8
uPD43253	IDT61298SA	64K x 4 OE*
uPD43253	IDT61B298SA	64K x 4 OE*
uPD43258	IDT71256	32K x 8
uPD43258	IDT71256SA	32K x 8
uPD43259	IDT71B259	32K x 9
uPD431004	IDT71028	256K x 4 OE*
PARADIGM	IDT	DESCRIPTION
PDM41298	IDT61298SA	64K x 4 OE*
PDM41298	IDT61B298SA	64K x 4 OE*
PDM41256	IDT71256	32K x 8
PDM41256	IDT71256SA	32K x 8
PDM41256	IDT71B256SA	32K x 8
PDM41259	IDT71B259	32K x 9
PDM41028	IDT71028	256K x 4 OE*
PDM41024	IDT71024	128K x 8
PERFORMANCE	IDT	DESCRIPTION
P4C168	IDT6168	4K x 4
P4C170	IDT61970	4K x 4 OE*
P4C1681	IDT71681	4K x 4 Sep I/O
P4C1682	IDT71682	4K x 4 Sep I/O
P4C116	IDT6116	2K x 8
P4C187	IDT7187	64K x 1
P4C188	IDT7188	16K x 4
P4C198	IDT6198	16K x 4 OE*
P4C198A	IDT7198	16K x 4 OE*/CS2*
P4C1981	IDT71981	16K x 4 Sep I/O
P4C1982	IDT71982	16K x 4 Sep I/O
P4C164	IDT7164	8K x 8
P4C1298	IDT61298SA	64K x 4 OE*
P4C1256	IDT71256	32K x 8
P4C1256	IDT71256SA	32K x 8
QUALITY	IDT	DESCRIPTION
QS8768	IDT6168	4K x 4
QS8761	IDT71681	4K x 4 Sep I/O
QS8762	IDT71682	4K x 4 Sep I/O
QS8888	IDT7188	16K x 4
QS8888	IDT71B88	16K x 4
QS8886	IDT6198	16K x 4 OE*
QS8886	IDT61B98	16K x 4 OE*
QS8885	IDT7198	16K x 4 OE*/CS2*
QS8881	IDT71981	16K x 4 Sep I/O
QS8882	IDT71982	16K x 4 Sep I/O
QS86446	IDT61298SA	64K x 4 OE*
QS86446	IDT61B298SA	64K x 4 OE*
QS83280	IDT71256	32K x 8

	<del></del>	
QUALITY	IDT	DESCRIPTION
QS83280	IDT71256SA	32K x 8
QS83280	IDT71B256SA	32K x 8
QS83290	IDT71B259	32K x 9
QS8780	IDT6178	4K x 4 Cache Tag
QS83291	IDT71589	32K x 9 Burst Mode 486
SAMSUNG	IDT	DESCRIPTION
KM6165	IDT7187	64K x 1
KM6465	IDT7188	16K x 4
KM6465A_	IDT7188	16K x 4
KM6465B	IDT7188	16K x 4
KM64B65	IDT71B88	16K x 4
KM64B65A	IDT71B88	16K x 4
KM6466	IDT6198	16K x 4 OE*
KM6466A	IDT6198	16K x 4 OE*
KM6466B	IDT6198	16K x 4 OE*
KM64B66	IDT61B98	16K x 4 OE*
KM64B66A	IDT61B98	16K x 4 OE*
KM64B67	IDT7198	16K x 4 OE*/CS2*
KM6865	IDT7164	8K x 8
KM6865B	IDT7164	8K x 8
KM68B65	IDT71B64	8K x 8
KM68B65A	IDT71B64	8K x 8
KM64258	IDT61298SA	64K x 4 OE*
KM64258B	IDT61298SA	64K x 4 OE*
KM64B258	IDT61B298SA	64K x 4 OE*
KM68257	IDT71256	32K x 8
KM68257B	IDT71256	32K x 8
KM68257B	IDT71256SA	32K x 8
KM68B257	IDT71B256SA	32K x 8
KM69B257	IDT71B259	32K x 9
KM641001	IDT71028	256K x 4 OE*
KM681001	IDT71024	128K x 8
sas	IDT	DESCRIPTION
MK41H67	IDT6167	16K x 1
MK41H68	IDT6168	4K x 4
MK41H78	IDT61970	4K x 4 OE*
MK41H87	IDT7187	64K x 1
MK41H80	IDT6178	4K x 4 Cache Tag
MK41S80	IDT6178	4K x 4 Cache Tag
MK48S74	IDT71B74	8K x 8 Cache Tag
SHARP	IDT	DESCRIPTION
LH5267A	IDT6198	16K x 4 OE*
LH52253	IDT61298SA	64K x 4 OE*
LH52258	IDT71256	32K x 8
LH52258A	IDT71256	32K x 8
LH52258B	IDT71256	32K x 8
LH52258A	IDT71256SA	32K x 8
		<del></del>

LH521002	SHARP	IDT	DESCRIPTION
LH521007	LH521002	IDT71028	256K x 4 OE*
SONY         IDT         DESCRIPTION           CXK5164         IDT7187         64K x 1           CXK5464A         IDT7188         16K x 4           CXK5466         IDT7188         16K x 4           CXK58657         IDT6198         16K x 4 OE*           CXK5863         IDT7164         8K x 8           CXK5863A         IDT71256         32K x 8           CXK58258         IDT71256         32K x 8           CXK58258A         IDT71256SA         32K x 9           CXK59288         IDT718259         32K x 9           CXK581020         IDT71024         128K x 8           CXK581120         IDT718024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT61	LH521007	IDT71024	128K x 8
CXK5164   IDT7187   64K x 1   CXK5464A   IDT7188   16K x 4   CXK5466   IDT7188   16K x 4   CXK5465/7   IDT6198   16K x 4   CXK5863   IDT7164   8K x 8   CXK5863A   IDT71256   32K x 8   CXK58258   IDT71256   32K x 8   CXK58258B   IDT71256   32K x 8   CXK58258A   IDT71256SA   32K x 8   CXK59288   IDT71256SA   32K x 9   CXK541000   IDT71028   256K x 4 OE*   CXK581120   IDT71B024   128K x 8   TI   IDT   DESCRIPTION   TM6716   IDT6116   2K x 8   TM6787   IDT7187   64K x 1   TM6788   IDT7188   16K x 4 OE*   TOSHIBA   IDT   DESCRIPTION   TMM2018   IDT6116   2K x 8   TC55416-H   IDT7187   64K x 1   TC55416-H   IDT7188   16K x 4   TC55417-H   IDT6198   16K x 4   TC5588   IDT7188   16K x 4   TC55888   IDT7188   16K x 4   TC55328   IDT7186   16K x 4   TC55328   IDT7186   16K x 4   TC55328   IDT7186   16K x 4   TC558328   IDT71256SA   32K x 8   TC558328   I	LH521007	IDT71B024	128K x 8
CXK5464A IDT7188 16K x 4  CXK5466 IDT7188 16K x 4  CXK5465/7 IDT6198 16K x 4 OE*  CXK5863 IDT7164 8K x 8  CXK5863A IDT7164 8K x 8  CXK58258 IDT71256 32K x 8  CXK58258B IDT71256 32K x 8  CXK58258A IDT71256SA 32K x 8  CXK59288 IDT71256SA 32K x 9  CXK541000 IDT71028 256K x 4 OE*  CXK581120 IDT718024 128K x 8  TI IDT DESCRIPTION  TM6716 IDT6116 2K x 8  TM6787 IDT7187 64K x 1  TM6788 IDT7188 16K x 4  TM6789 IDT6198 16K x 4 OE*  TOSHIBA IDT  TMM2018 IDT6116 2K x 8  TC55416-H IDT7188 16K x 4  TC55417-H IDT6198 16K x 4  TC55465 IDT6198 16K x 4  TC55328 IDT7188 16K x 4  TC55328 IDT7164 8K x 8  TC558328 IDT7164 8K x 8  TC558328 IDT71256SA 32K x 8	SONY	IDT	DESCRIPTION
CXK5466         IDT7188         16K x 4           CXK5465/7         IDT6198         16K x 4 OE*           CXK5863         IDT7164         8K x 8           CXK5863A         IDT71256         32K x 8           CXK58258B         IDT71256SA         32K x 8           CXK58258A         IDT71256SA         32K x 9           CXK59288         IDT718259         32K x 9           CXK581020         IDT71024         128K x 8           CXK581120         IDT718024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6118         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4           TC5588         IDT71698         16K x 4 OE*           TC5588	CXK5164	IDT7187	64K x 1
CXK5465/7         IDT6198         16K x 4 OE*           CXK5863         IDT7164         8K x 8           CXK5863A         IDT7164         8K x 8           CXK58258         IDT71256         32K x 8           CXK58258A         IDT71256SA         32K x 8           CXK58258A         IDT718259         32K x 9           CXK591000         IDT71028         256K x 4 OE*           CXK581020         IDT71024         128K x 8           CXK581120         IDT718024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55886	CXK5464A	IDT7188	16K x 4
CXK5863         IDT7164         8K x 8           CXK5863A         IDT7164         8K x 8           CXK58258         IDT71256         32K x 8           CXK58258A         IDT71256SA         32K x 8           CXK58258A         IDT71256SA         32K x 9           CXK541000         IDT71028         256K x 4 OE*           CXK581020         IDT71024         128K x 8           CXK581120         IDT718024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6198         16K x 4 OE*           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC558465	CXK5466	IDT7188	16K x 4
CXK5863A         IDT7164         8K x 8           CXK58258         IDT71256         32K x 8           CXK58258A         IDT71256SA         32K x 8           CXK59288         IDT718259         32K x 9           CXK541000         IDT71028         256K x 4 OE*           CXK581020         IDT71B024         128K x 8           CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC5561         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT7164         8K x 8           TC55328 <td< td=""><td>CXK5465/7</td><td>IDT6198</td><td>16K x 4 OE*</td></td<>	CXK5465/7	IDT6198	16K x 4 OE*
CXK58258   IDT71256   32K x 8   CXK58258B   IDT71256   32K x 8   CXK58258A   IDT71256SA   32K x 8   CXK59288   IDT718259   32K x 9   CXK541000   IDT71028   256K x 4 OE*   CXK581020   IDT71024   128K x 8   CXK581120   IDT71B024   128K x 8   TI   IDT   DESCRIPTION   TM6716   IDT6116   2K x 8   TM6787   IDT7187   64K x 1   TM6788   IDT7188   16K x 4 OE*   TOSHIBA   IDT   DESCRIPTION   TMM2018   IDT6116   2K x 8   TC55416-H   IDT7187   64K x 1   TC55416-H   IDT7188   16K x 4   TC55417-H   IDT6198   16K x 4 OE*   TC5588   IDT7188   16K x 4 OE*   TC55328   IDT7186   32K x 8   TC558328   IDT71256SA   32K x 8   TC55B328   IDT71256SA   32K x 8	CXK5863	IDT7164	8K x 8
CXK58258B         IDT71256         32K x 8           CXK58258A         IDT71256SA         32K x 9           CXK59288         IDT718259         32K x 9           CXK541000         IDT71028         256K x 4 OE*           CXK581020         IDT71024         128K x 8           CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT7164         8K x 8           TC55328 <td< td=""><td>CXK5863A</td><td>IDT7164</td><td>8K x 8</td></td<>	CXK5863A	IDT7164	8K x 8
CXK5825BA   IDT71256SA   32K x 8   CXK59288   IDT71B259   32K x 9   CXK541000   IDT71028   256K x 4 OE*   CXK581020   IDT71024   128K x 8   CXK581120   IDT71B024   128K x 8   TI   IDT   DESCRIPTION   TM6716   IDT6116   2K x 8   TM6787   IDT7187   64K x 1   TM6788   IDT7188   16K x 4 OE*   TOSHIBA   IDT   DESCRIPTION   TMM2018   IDT6116   2K x 8   TC55416   IDT7187   64K x 1   TC55416-H   IDT7188   16K x 4   TC55417-H   IDT6198   16K x 4 OE*   TC5588   IDT7188   16K x 4 OE*   TC5588   IDT7164   8K x 8   TC55328   IDT71256   32K x 8   TC558328   IDT71256SA   32K x 8   TC55B328   IDT71256SA   32K x 8	CXK58258	IDT71256	32K x 8
CXK59288         IDT71B259         32K x 9           CXK541000         IDT71028         256K x 4 OE*           CXK581020         IDT71024         128K x 8           CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC558328	CXK58258B	IDT71256	32K x 8
CXK541000         IDT71028         256K x 4 OE*           CXK581020         IDT71024         128K x 8           CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC558328         IDT71256SA         32K x 8           TC55B328	CXK58258A	IDT71256SA	32K x 8
CXK581020         IDT71024         128K x 8           CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC555416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55865         IDT61298SA         64K x 4 OE*           TC55328         IDT618298SA         64K x 4 OE*           TC558328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328 <td>CXK59288</td> <td>IDT71B259</td> <td>32K x 9</td>	CXK59288	IDT71B259	32K x 9
CXK581120         IDT71B024         128K x 8           TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT71864         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	CXK541000	IDT71028	256K x 4 OE*
TI         IDT         DESCRIPTION           TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT7164         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC558328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	CXK581020	IDT71024	128K x 8
TM6716         IDT6116         2K x 8           TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT71864         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC558328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	CXK581120	IDT71B024	128K x 8
TM6787         IDT7187         64K x 1           TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC55417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT7164         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	TI	IDT	DESCRIPTION
TM6788         IDT7188         16K x 4           TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC55417-H         IDT6198         16K x 4 OE*           TC558417         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT7164         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	TM6716	IDT6116	2K x 8
TM6789         IDT6198         16K x 4 OE*           TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55417         IDT6198         16K x 4 OE*           TC55817-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT71864         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	TM6787	IDT7187	64K x 1
TOSHIBA         IDT         DESCRIPTION           TMM2018         IDT6116         2K x 8           TC5561         IDT7187         64K x 1           TC5562         IDT7187         64K x 1           TC55416         IDT7188         16K x 4           TC55416-H         IDT7188         16K x 4           TC55416-H         IDT71B88         16K x 4           TC55417-H         IDT6198         16K x 4 OE*           TC558417-H         IDT6198         16K x 4 OE*           TC5588         IDT7164         8K x 8           TC55888         IDT71B64         8K x 8           TC558465         IDT61298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8	TM6788	IDT7188	16K x 4
TMM2018 IDT6116 2K x 8 TC5561 IDT7187 64K x 1 TC5562 IDT7187 64K x 1 TC55416 IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55417-H IDT6198 16K x 4 OE* TC55417-H IDT6198 16K x 4 OE* TC558417 IDT61898 16K x 4 OE* TC5588 IDT7164 8K x 8 TC55888 IDT7164 8K x 8 TC55865 IDT61298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC558328 IDT71256SA 32K x 8 TC558328 IDT71256SA 32K x 8	TM6789	IDT6198	16K x 4 OE*
TC5561 IDT7187 64K x 1 TC5562 IDT7187 64K x 1 TC55416 IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55416-H IDT71B88 16K x 4 TC55417-H IDT6198 16K x 4 OE* TC55417-H IDT6198 16K x 4 OE* TC558417 IDT61898 16K x 4 OE* TC5588 IDT7164 8K x 8 TC5588 IDT7164 8K x 8 TC55465 IDT61298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8	TOSHIBA	IDT	DESCRIPTION
TC5562 IDT7187 64K x 1 TC55416 IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55416-H IDT7188 16K x 4 TC55416-H IDT71B88 16K x 4 TC55417 IDT6198 16K x 4 OE* TC55417-H IDT6198 16K x 4 OE* TC558417 IDT61898 16K x 4 OE* TC5588 IDT7164 8K x 8 TC55888 IDT7164 8K x 8 TC55465 IDT61298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256 32K x 8 TC558328 IDT71256SA 32K x 8	TMM2018	IDT6116	2K x 8
TC55416 IDT7188 16K x 4  TC55416-H IDT7188 16K x 4  TC55416-H IDT71B88 16K x 4  TC55417-H IDT6198 16K x 4 OE*  TC55417-H IDT6198 16K x 4 OE*  TC558417 IDT61898 16K x 4 OE*  TC5588 IDT7164 8K x 8  TC55888 IDT71B64 8K x 8  TC55465 IDT61298SA 64K x 4 OE*  TC55328 IDT71256 32K x 8  TC55328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8	TC5561	IDT7187	64K x 1
TC55416-H IDT7188 16K x 4  TC55416-H IDT71B88 16K x 4  TC55417 IDT6198 16K x 4 OE*  TC55417-H IDT6198 16K x 4 OE*  TC558417 IDT6198 16K x 4 OE*  TC5588 IDT7164 8K x 8  TC55888 IDT7164 8K x 8  TC55865 IDT61298SA 64K x 4 OE*  TC55328 IDT71256 32K x 8  TC55328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8	TC5562	IDT7187	64K x 1
TC55416-H IDT71B88 16K x 4  TC55417 IDT6198 16K x 4 OE*  TC55417-H IDT6198 16K x 4 OE*  TC558417 IDT61B98 16K x 4 OE*  TC558417 IDT61B98 16K x 4 OE*  TC5588 IDT7164 8K x 8  TC55B88 IDT71B64 8K x 8  TC55B86 IDT61298SA 64K x 4 OE*  TC55B465 IDT61B298SA 64K x 4 OE*  TC55328 IDT71256 32K x 8  TC55B328 IDT71256SA 32K x 8	TC55416	IDT7188	16K x 4
TC55417 IDT6198 16K x 4 OE* TC55417-H IDT6198 16K x 4 OE* TC558417 IDT61898 16K x 4 OE* TC5588 IDT7164 8K x 8 TC55888 IDT71864 8K x 8 TC55865 IDT61298SA 64K x 4 OE* TC558465 IDT618298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC558328 IDT71256SA 32K x 8 TC558328 IDT71256SA 32K x 8 TC558328 IDT71256SA 32K x 8	TC55416-H	IDT7188	16K x 4
TC55417-H IDT6198 16K x 4 OE* TC55B417 IDT61B98 16K x 4 OE* TC5588 IDT7164 8K x 8 TC55B88 IDT71B64 8K x 8 TC55B86 IDT61298SA 64K x 4 OE* TC55B465 IDT61298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8	TC55416-H	IDT71B88	16K x 4
TC55B417 IDT61B98 16K x 4 OE* TC5588 IDT7164 8K x 8 TC55B88 IDT71B64 8K x 8 TC55B86 IDT61298SA 64K x 4 OE* TC55B465 IDT61B298SA 64K x 4 OE* TC55B28 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8	TC55417	IDT6198	16K x 4 OE*
TC5588         IDT7164         8K x 8           TC55B88         IDT71B64         8K x 8           TC55465         IDT61298SA         64K x 4 OE*           TC55B465         IDT61B298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71B256SA         32K x 8	TC55417-H	IDT6198	16K x 4 OE*
TC55B88 IDT71B64 8K x 8  TC55465 IDT61298SA 64K x 4 OE*  TC55B465 IDT61B298SA 64K x 4 OE*  TC55328 IDT71256 32K x 8  TC55328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8  TC55B328 IDT71256SA 32K x 8	TC55B417	IDT61B98	16K x 4 OE*
TC55465 IDT61298SA 64K x 4 OE* TC55B465 IDT61B298SA 64K x 4 OE* TC55328 IDT71256 32K x 8 TC55328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8	TC5588	IDT7164	8K x 8
TC55B465         IDT61B298SA         64K x 4 OE*           TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71B256SA         32K x 8	TC55B88	IDT71B64	8K x 8
TC55328         IDT71256         32K x 8           TC55328         IDT71256SA         32K x 8           TC55B328         IDT71256SA         32K x 8           TC55B328         IDT71B256SA         32K x 8	TC55465	IDT61298SA	64K x 4 OE*
TC55328 IDT71256SA 32K x 8 TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71B256SA 32K x 8	TC55B465	IDT61B298SA	64K x 4 OE*
TC55B328 IDT71256SA 32K x 8 TC55B328 IDT71B256SA 32K x 8	TC55328	IDT71256	32K x 8
TC55B328 IDT71B256SA 32K x 8	TC55328	IDT71256SA	32K x 8
	TC55B328	IDT71256SA	
TC55B329 IDT71B259 32K x 9	TC55B328	IDT71B256SA	32K x 8
	TC55B329	IDT71B259	32K x 9
TC55B4257 IDT71B128 256K x 4 OE* Ctr Pwr/C	TC55B4257	IDT71B128	256K x 4 OE* Ctr Pwr/Gnd
TC55B8128 IDT71B124 128K x 8 Center Pwr/G	TC55B8128	IDT71B124	128K x 8 Center Pwr/Gnd

## GENERAL INFORMATION

## **TECHNOLOGY AND CAPABILITIES**

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

**16K SRAM PRODUCTS** 

64K SRAM PRODUCTS

256/288K SRAM PRODUCTS

**1M SRAM PRODUCTS** 

3.3V SRAM PRODUCTS

SPECIALTY SRAW PRODUCTS

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K x 8 static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS and BiCMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an everexpanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is a leading U.S. supplier of high-speed CMOS and BiCMOS circuits. The company's high-performance fast SRAM, FCT logic, high-density modules, FIFOs, multi-port memories, BiCMOS ECL I/O memories, RISC SubSystems, and the 32- and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS and BiCMOS solutions for a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

## **IDT MILITARY AND DESC-SMD PROGRAM**

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant

devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

SMD		SMI	D	SMD		
SRAM	IDT	LOGIC	IDT	CLP	IDT ·	
84036	6116	5962-87630	54FCT244/A	5962-87708	39C10B & C	
5962-88740	6116LA	5962-87629	54FCT245/A	5962-88533	49C460A/B/C	
84132	6167	5962-86862	54FCT299/A	5962-88613	39C60A	
5962-86015	7187	5962-87644	54FCT373/A	5962-88643	49C410	
5962-86859	6198/7198/7188	5962-87628	54FCT374/A	5962-86873	7216L	
5962-86705	6168	5962-87627	54FCT377/A	5962-87686	7217L	
5962-85525	7164	5962-87654	54FCT138/A	5962-88733	7210L	
5962-88552	71256L	5962-87655	54FCT240/A	5962-89758	54FCT843A/B/C	
5962-88662	71256S	5962-87656	54FCT273/A	5962-90669	54FCT193/A	
5962-88611	71682L	5962-89533	54FCT861A/B	5962-90901	29FCT52A/B/C	
5962-88681	71258S	5962-89506	54FCT827A/B		<u> </u>	
5962-88545	71258L	5962-88575	54FCT841A/B		'	
5962-89891	7198	5962-88608	54FCT821A/B		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
5962-89892	6198	5962-88543	54FCT521/A	,		
5962-89690	6116SA	5962-88640	54FCT161/A			
5962-38294	7164	5962-88639	54FCT573/A	ł		
5962-89692	7188	5962-88656	54FCT823A/B			
5962-89712	71982	5962-88657	54FCT163/A	1		
		5962-88674	54FCT825A/B			
SMP	IDT	5962-88661	54FCT863A/B	Í		
<del></del>		5962-88736	29FCT520A/B	j		
5962-86875	7130/7140	5962-88775	54FCT646/A			
5962-87002	7132/7142	5962-89508	54FCT139/A	j		
5962-88610	7133S/7143S	5962-89665	54FCT824A/B		'	
5962-88665	7133L/7143L	5962-88651	54FCT533/A	ł		
		5962-88652	54FCT182/A			
FIFO	IDT	5962-88653	54FCT645A/B	ì		
<del></del>		5962-88654	54FCT640A/B	1		
5962-87531	7201LA	5962-88655	54FCT534/A	i		
5962-86846	72404L	5962-89767	54FCT540/A			
5962-88669	7203S	5962-89766	54FCT541/A	f		
5962-89568	7204L	5962-89733	54FCT191/A	J		
5962-89536	7202L	5962-89732	54FCT241/A			
5962-89863	7201S	5962-89652	54FCT399/A	Į		
5962-89523	72403L	5962-89513	54FCT574/A			
5962-89666	7200L	5962-89731	54FCT833A/B	ł		
5962-89942	72103L	5962-88675	54FCT845A/B			
5962-89943	72104L	5962-89730	54FCT543/A	1		
5962-89567	7203L				i	
5962-90715	7204S					

2509 tbl 01

## 2

## RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these

processes. Total Dose radiation testing is performed in-house on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

## IDT LEADING EDGE CMOS TECHNOLOGY

## HIGH-PERFORMANCE CMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a highperformance version of CMOS that allows the design and manufacture of leading-edge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity and wide operating temperature range; it

also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 60 percent from 1.3 microns (millionths of a meter) in 1981 to 0.45 microns in 1990.


	CMOSI	CMC	OS II	CMOS III	CMOS V	CMOS VI
		Α	С		ļ	1
Calendar Year	1981	1983	1985	1987	1989	1990
Drawn Feature Size	2.5μ	1.7μ	1.3μ	1.2μ	1.0μ	0.8μ
Leff	1.3μ	1.1μ	0.9μ	0.8μ	0.6μ	0.45μ
Basic Proces Enhancements	Dual-well, Wet Etch, Projection Aligned	Dry Etch, Stepper	Shrink, Spacer	Silicide, BPSG, BiCMOS I	BICMOS II	BiCMOS III

CMOS IV = CMOS III - scaled process optimized for high-speed logic.

2514 drw 01

Figure 1.

Continual advancement of CMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CMOS platform. IDT's BiCMOS process combines the ultrahigh speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.



SEM photos (miniaturization)

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Five Generations of IDT's CMOS Technology




Figure 3. IDT CMOS Device Cross Section




Figure 4. IDT CMOS Built-In High Alpha Particle Immunity

## **ALPHA PARTICLES**

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from 10-20mA, IDT products inhibit latchup at trigger currents substantially greater than this.




Figure 5. IDT CMOS Latchup Suppression

# SURFACE MOUNT TECHNOLOGY AND IDT'S MODULE PRODUCTS

Requirements for circuit area reduction, utilizing the most efficient and compact component placement possible and the needs of production manufacturing for electronics assemblies are the driving forces behind the advancement of circuit-board assembly technologies. These needs are closely associated with the advances being made in surface mount devices (SMD) and surface mount technology (SMT) itself. Yet, there are two major issues with SMT in production manufacturing of electronic assemblies: high capital expenditures and complexity of testing.

The capital expenditure required to convert to efficient production using SMT is still too high for the majority of electronics companies, regardless of the 20-60% increase in the board densities which SMT can bring. Because of this high barrier to entry, we will continue to see a large market segment [large even compared to the exploding SMT market] using traditional through-hole packages (i.e. DIPs, PGAs, etc) and assembly techniques. How can these types of companies take advantage of SMD and SMT? Let someone else, such as IDT, do it for them by investing time and money in SMT and then in return offer through-hole products utilizing SMT processes. Products which fit this description are multi-chip modules, consisting of SMT assembled SMDs on a throughhole type substrate. Modules enable companies to enjoy SMT density advantages and traditional package options without the expensive startup costs required to do SMT in-house.

Although subcontracting this type of work to an assembly house is an alternative, there still is the other issue of testing, an area where many contract assembly operations fall short of IDT's capability and experience. Prerequisites for adequate module testing sophisticated high-performance parametric testers, customized test fixtures, and most importantly the experience to tests today's complex electronic devices. Companies can therefore take advantage of IDT's experience in testing and manufacturing high-performance CMOS multi-chip modules.

At IDT, SMD components are electrically tested, environmentally screened, and performance selected for each IDT module. All modules are 100% tested as if they are a separate functional component and are guaranteed to meet all specified parameters at the module output without the customer having to understand the modules' internal workings.

Other added benefits companies get by using IDT's CMOS module products are:

- a wide variety of high-performance, through-hole products utilizing SMD packaged components,
- 2) fast speeds compared with NMOS based products,
- low power consumption compared with bipolar technologies, and
- low cost manufacturability compared with GaAs-based products.

IDT has recognized the problems of SMT and began offering CMOS modules as part of its standard product portfolio. IDT modules combine the advantages of:

- the low power characteristics of IDT's CMOS and BiCMOS products,
- the density advantages of first class SMD components including those from IDT's components divisions, and
- experience in system level design, manufacturing, and testing with its own in-house SMT operation.

IDT currently has two divisions (Subsystems and RISC Subsystems) dedicated to the development of module products ranging from simple memory modules to complex VME sized application specific modules to full system-level CPU boards. These modules have surface mount devices assembled on both sides of either a multi-layer glass filled epoxy (FR-4) or a multi-layer co-fired ceramic substrate. Assembled modules come available in industry standard through-hole packages and other space-saving module packages. Industry proven vapor-phase or IR reflow techniques are used to solder the SMDs to the substrate during the assembly process. Because of our affiliation with IDT's experienced semiconductor manufacturing divisions, we thoroughly understand and therefore test all modules to the applicable datasheet specifications and customer requirements.

Thus, IDT is able to offer today's electronic design engineers a unique solution for their "need-more-for-less" problem.modules. These high speed, high performance products offer the density advantages of SMD and SMT, the added benefit of low power CMOS technology, and throughhole packaged electronics without the high cost of doing it inhouse.

2.5

1

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California—the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surface-mount technology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000-square-foot, ultramodern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largest facility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot high-volume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS and BiCMOS static RAMs. This site can expand to accommodate a 250,000-square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD-883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

1

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing — as opposed to being "tested-in" later — in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510, as defined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for 100% screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883, Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical reliability. All modules receive 100% electrical tests (DC, functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAM PRODUCTS
64K SRAW PRODUCTS
256/288K SRAW PRODUCTS
1M SRAW PRODUCTS
3.3V SRAM PRODUCTS

SPECIALTY SRAM PRODUCTS

and the second of the second o

## QSP-QUALITY, SERVICE AND PERFORMANCE

Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Continuous Quality Improvement (CQI) process. Everyone who influences the quality of the product–from the designer to the shipping clerk–is committed to constantly improving the quality of their actions.

## IDT QUALITY PHILOSOPHY

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

## IDT's ASSURANCE STRATEGY FOR CQI

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.

DEVELOPMENT

|
FAB
|
PRODUCT FLOW ASSEMBLY
|
TEST
|
SHIP

Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

ORDER ENTRY

PRODUCTION CONTROL

SERVICE FLOW

SHIPPING

These systems and controls concentrate on CQI by focusing on the following key elements:

## Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/processes are under control.

CUSTOMER SUPPORT

## Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

#### Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

## **Productivity Improvement**

Using constant improvement teams made up from employees at all levels of the organization.

## Leadership

Focusing on quality as a key business parameter and strategic strength.

## Total Employee Participation

Incorporating the CQI process into the IDT Corporate Culture.

### Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

## People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review.

## PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once againin-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

## Manufacturing

To accomplish CQI during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burned-in (where applicable) before 100% inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

## Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

## SERVICE FLOW

Quality not only applies to the product but to the quality-ofservice we give our customers. Service is also constantly monitored for improvement.

#### Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQI process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

#### **Production Control**

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly influences the quality of service the customer receives. Because many of our customers have implemented Just-in-Time (JIT) manufacturing practices, IDT as a supplier has adopted these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy. Scheduling response and accuracy. Response and accuracy of Expedites. Inventory, management, and effectiveness. On-time delivery.

## **Customer Support**

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers who have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle—full support of our customers and their designs with high-quality products.

## SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following this credo IDT and our customers will be successful in the coming decade. With the implementation of the CQI strategy within the company, we will satisfy our goal...

"Leadership through Quality, Service and Performance Products".

3.1

2

## **IDT QUALITY CONFORMANCE PROGRAM**

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B *monolithic* hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for 100% screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all *plastic* and *commercial hermetic* products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for 100% screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY

#### Monolithic Hermetic Package Processing Flow(1)

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are cut and separated and the individual die are 100% visually inspected to strict IDT-defined internal criteria.
- Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.

- 4. Wire Bond Monitor: Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
- Pre-Cap Visual: Before the completed package is sealed, 100% of the product is visually inspected to Method 2010, Condition B criteria.
- 6. Environmental Conditioning: 100% of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
- 7. Hermetic Testing: 100% of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
- 8. Pre-Burn-In Electrical Test: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- 9. Burn-In: 100% of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
- 10. Post-Burn-In Electrical: After burn-in, 100% of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the – 55°C to +125°C temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
- Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
- 12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the 100% screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

## NOTE:

For quality requirements beyond Class B levels such as SEM analysis, X-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening
or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

#### SUMMARY

## Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are 100% visually inspected to strict IDT defined internal criteria.
- Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
- Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
- Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010. Condition B.

- Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
- Pre-Burn-In Electrical: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- 8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at +125°C minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
- 9. Post-Burn-In Electrical: After burn-in, 100% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
- Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
- 11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the 100% screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

TABLE 1 This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

## **Monolithic Hermetic Package Final Processing Flow**

	CLASS-S		CLASS-B		CLASS-C (1)	
OPERATION	TEST METHOD	RQMT	TEST METHOD	RQMT	TEST METHOD	RQMT
BURN-IN	1015 Cond. D, 240 Hrs @ 125°C or equivalent	100%	1015 Cond. D, 160 Hrs. @ 125°C min or equivalent	100%	Per applicable device specification	100%
POST BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification +25, -55 and 125°C	100%	Per applicable device specification +25, -55 and 125°C	100%	Per applicable <sup>(2)</sup> device specification	100%
Group A ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification and 5005	Sample	Per applicable device specification and 5005	Sample	Per applicable <sup>(2)</sup> device specification	Sample
MARK/LEAD STRAIGHTENING	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
FINAL ELECTRICAL TEST	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%
FINAL VISUAL/PACK	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
QUALITY CONFORMANCE INSPECTION	5005 Group B, C, D.	Sample	5005 Group B,C,D.	Sample	IDT Spec	Sample
QUALITY SHIPPING INSPECTION (Visual/Plant Clearance)	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%

## NOTES:

<sup>1.</sup> Class-C = IDT commercial spec. for hermetic and plastic packages 2. Typical 0°C, 70°C, Extended -55°C +125°C

# RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

#### INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

#### THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

Radiation Category	Primary Particle	Source	Effect
Total Dose	Gamma	Space or Nuclear Event	Permanent
Dose Rate	Photons	Nuclear Event	Temporary Upset of Logic State or Latch-up
SEU	Cosmic Rays	Space	Temporary Upset of Logic State
Neutron	Neutrons	Nuclear Event	Device Leakage Due to Silicon Lattice Damage

Figure 1.

2510 drw 01

1

#### **DEVICE ENHANCEMENTS**

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

#### **RADIATION HARDNESS CATEGORIES**

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883,

3

Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT

product processed in accordance with one of these levels of radiation hardness.

#### CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

# GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

# PACKAGE DIAGRAM OUTLINES

**16K SRAM PRODUCTS** 

64K SRAM PRODUCTS

256/288K SRAM PRODUCTS

**1M SRAM PRODUCTS** 

3.3V SRAW PRODUCTS

SPECIALTY SRAM PRODUCTS



#### THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CMOS process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature (TJ), it becomes increasingly important to maintain a low (TJ).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit can be expressed as an exponential function of the junction temperature as:

tA = to exp 
$$\left[\begin{array}{cc} \underline{Ea} & \left(\frac{1}{TO} - \frac{1}{TJ}\right) \end{array}\right]$$

where

tA = lifetime at elevated junction (TJ) temperature

to = normal lifetime at normal junction (To) temperature

Ea = activation energy (ev)

k = Boltzmann's constant (8.617 x 10<sup>-5</sup>ev/k)

i.e. the lifetime of a device could be decreased by a factor of 2 for every 10°C increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

- Optimized our proprietary low-power CMOS fabrication process to ensure the active junction temperature rise is minimal.
- Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
- Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.

 Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883 to ensure maximum heat transfer between die and packaging materials.

The following figures graphically illustrate the thermal values of IDT's current package families. Each envelope (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package materials and package geometry. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature (TJ), it is necessary to know the thermal resistance of the package (θJA) as measured in "degree celsius per watt". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, low-power CMOS solutions to your system design needs.

$$\theta JA = [TJ - TA]/P$$
 $TJ = TA + P[\theta JA] = TA + P[\theta JC + \theta CA]$ 

where

$$\theta CA = \frac{TJ - TC}{P}$$
  $\theta CA = \frac{TC - TA}{P}$ 

= Thermal resistance

J = Junction


= Operational power of device (dissipated)


TA = Ambient temperature in degree celsius


T<sub>J</sub> = Temperature of the junction


Tc = Temperature of case/package


- OCA = Case to Ambient, thermal resistance—usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
- θJC = Junction to Case, thermal resistance—usually measured with reference to the temperature at a specific point on the package (case) surface.
   (Dependent on the package material properties and package geometry.)
- θJA = Junction to Ambient, thermal resistance—usually measured with respect to the temperature of a specified volume of still air. (Dependent on θJc + θJA which includes the influence of area and environmental condition.)


























Measurements were done using Temp09 Delco Thermal Die (.250sq.)




THETA JC: 15-25 °C/W



#### THETA JA vs. AIRFLOW 144 pin PGA - Cavity Down w/ CuW heatsink




Measurements done with Delco Temp09 Thermal Die (.250"sq.)





Measurements were done using Temp09 Delco Thermal Die (.250sq.)


#### THETA JA vs. AIRFLOW 179 PIN PGA - R4000 PACKAGE INTEGRAL CUW HEATSINK - NO FIN ATTACHED





Delco Temp09 Thermal Die Array (.500"sq.) applied power = 3W















































### PACKAGE DIAGRAM OUTLINE INDEX

#### SECTION PAGE

MONOLITHIC	PACKAGE DIAGRAM OUTLINES4.3	
PKG.	DESCRIPTION	
P16-1	16-Pin Plastic DIP (300 mil)	10
P18-1	18-Pin Plastic DIP (300 mil)	11
P20-1	20-Pin Plastic DIP (300 mil)	11
P22-1	22-Pin Plastic DIP (300 mil)	10
P24-1	24-Pin Plastic DIP (300 mil)	11
P24-2	24-Pin Plastic DIP (600 mil)	13
P28-1	28-Pin Plastic DIP (600 mil)	13
P28-2	28-Pin Plastic DIP (300 mil)	10
P28-3	28-Pin Plastic DIP (400 mil)	12
P32-1	32-Pin Plastic DIP (600 mil)	13
P32-2	32-Pin Plastic DIP (300 mil)	10
P32-3	32-Pin Plastic DIP (400 mil)	12
P40-1	40-Pin Plastic DIP (600 mil)	13
P48-1	48-Pin Plastic DIP (600 mil)	13
D46.4	4.0 Dia OEDDID (000 mil)	
D16-1	16-Pin CERDIP (300 mil)	1
D18-1	18-Pin CERDIP (300 mil)	1
D20-1	20-Pin CERDIP (300 mil)	1
D22-1	22-Pin CERDIP (300 mil)	1
D24-1	24-Pin CERDIP (300 mil)	1
D24-2	24-Pin CERDIP (600 mil)	2
D24-3	24-Pin CERDIP (400 mil)	2
D28-1	28-Pin CERDIP (600 mil)	2
D28-3	28-Pin CERDIP (300 mil)	1
D32-1	32-Pin CERDIP (wide body)	2
D40-1	40-Pin CERDIP (600 mil)	2
C20-1	20-Pin Sidebraze DIP (300 mil)	3
C22-1	22-Pin Sidebraze DIP (300 mil)	3
C24-1	24-Pin Sidebraze DIP (300 mil)	3
C24-2	24-Pin Sidebraze DIP (600 mil)	5
C28-1	28-Pin Sidebraze DIP (300 mil)	3
C28-2	28-Pin Sidebraze DIP (400 mil)	4
C28-3	28-Pin Sidebraze DIP (600 mil)	5
C32-1	32-Pin Sidebraze DIP (600 mil)	5
C32-2	32-Pin Sidebraze DIP (400 mil)	4
C32-3	32-Pin Sidebraze DIP (300 mil)	3
C40-1	40-Pin Sidebraze DIP (600 mil)	5
C48-1	48-Pin Sidebraze DIP (400 mil)	4
C48-2	48-Pin Sidebraze DIP (600 mil)	5
C68-1	68-Pin Sidebraze DIP (600 mil)	5
0016.1	16-Pin Small Outline IC (gull wing)	4.4
SO16-1		14
SO18-1	18-Pin Small Outline IC (gull wing)	14
SO20-1	20-Pin Small Outline IC (J-bend — 300 mil)	16
SO20-2	20-Pin Small Outline IC (gull wing)	14
SO24-2	24-Pin Small Outline IC (gull wing)	14
SO24-4	24-Pin Small Outline IC (J-bend — 300 mil)	16
SO24-8	24-Pin Small Outline IC (J-bend — 300 mil)	16
SO28-2	28-Pin Small Outline IC (gull wing)	15
SO28-3	28-Pin Small Outline IC (gull wing)	15
SO28-5	28-Pin Small Outline IC (J-bend — 300 mil)	16


#### SECTION PAGE

MONOLITH	IC PACKAGE DIAGRAM OUTLINES (Continued)4.3	
PKG.	DESCRIPTION	
SO28-6	28-Pin Small Outline IC (J-bend — 400 mil)	17
SO32-2	32-Pin Small Outline IC (J-bend — 300 mil)	16
SO32-3	32-Pin Small Outline IC (J-bend — 400 mil)	17
J18-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	19
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	18
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	18
J32-1	32-Pin Plastic Leaded Chip Carrier (rectangular)	19
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	18
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	18
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	18
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	18
L20-1	20-Pin Leadless Chip Carrier (rectangular)	8
L20-2	20-Pin Leadless Chip Carrier (square)	7
L22-1	22-Pin Leadless Chip Carrier (rectangular)	8
L24-1	24-Pin Leadless Chip Carrier (rectangular)	8
L28-1	28-Pin Leadless Chip Carrier (square)	7
L28-2	28-Pin Leadless Chip Carrier (rectangular)	8
L32-1	32-Pin Leadless Chip Carrier (rectangular)	8
L32-2	32-Pin Leadless Chip Carrier (rectangular)	9
L44-1	44-Pin Leadless Chip Carrier (square)	7
L48-1	48-Pin Leadless Chip Carrier (square)	7
E16-1	16-Lead CERPACK	6
E20-1	20-Lead CERPACK	6
E24-1	24-Lead CERPACK	6
E28-1	28-Lead CERPACK	6
F28-2	28-I ead CERPACK	6



#### PACKAGE DIAGRAM OUTLINES

### DUAL IN-LINE PACKAGES



#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. THE MINIMUM LIMIT FOR DIMENSION 61 MAY BE .023 FOR CORNER LEADS.

### 16-28 LEAD CERDIP (300 MIL)

DWG #	D1	6-1	D1	8-1	D2	0-1	D2	2-1	D2	4-1	D2	8-3	
# OF LDS (N)	1	6	1	8	2	.0	2	.2	. 2	.4	2	28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	
b	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.065	.045	.065	
С	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014	
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485	
Е	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320	
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	
Ļ	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	
L1	.150	-	.150	-	.150	-	.150	ı	.150	-	.150	_	
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060	
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080	
S1	.005	_	.005	1	.005	_	.005	1	.005	ı	.005	_	
α	0.	15°	0.	15°	0,	15*	0	15°	0,	15°	0.	15°	


## 24-40 LEAD CERDIP (400 & 600 MIL)

DWG #	D2	4-3	D2	4-2	D28	3–1	D4	0-1	
# OF LDS (N)	2	24	2	24	2	8	40		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.130	.175	.090	.190	.090	.200	.160	.220	
b	.015	.021	.014	.023	.014	.023	.014	.023	
b1	.045	.065	.045	.060	.045	.065	.045	.065	
С	.009	.014	.008	.012	.008	.014	.008	.014	
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070	
E	.350	.410	.500	.610	.510	.600	.510	.600	
E1	.380	.420	.590	.620	.590	.620	.590	.620	
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	
L	.125	.175	.125	.200	.125	.200	.125	.200	
L1	.150	_	.150	_	.150	-	.150	-	
Q	.015	.060	.015	.060	.020	.060	.020	.060	
S	.030	.070	.030	.080	.030	.080	.030	.080	
S1	.005		.005	-	.005	_	.005	_	
α	0,	15°	0.	15°	0,	15 <b>°</b>	ò	15°	

## 32 LEAD CERDIP (WIDE BODY)

DWG #	D32	2-1
# OF LDS (N)	3	2
SYMBOL	MIN	MAX
A	.120	.210
b	.014	.023
b1	.045	.065
С	.008	.014
D	1.625	1.675
E	.570	.600
E1	.590	.620
е	.100	BSC
L	.125	.200
L1	.150	_
Q	.020	.060
S	.030	.080
S1	.005	_
α	0.	15*


## 20-32 LEAD SIDE BRAZE (300 MIL)



- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   BSC BASIC LEAD SPACING BETWEEN CENTERS.

					- 00		- 004			
DWG #	C20	0-1	C22-1		C24	C24-1		C28-1		2-3
# OF LDS (N)	2	0	2	2	24		28		3	2
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
С	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	.150	_	.150	-	.150	_	.150	1	.150	_
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	-	.005	_	.005	_	.005	1	.005	_
S2	.005	_	.005	_	.005	_	.005	1	.005	_


### 28-48 LEAD SIDE BRAZE (400 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C28	3-2	C32	2-2	C48	3-1
# OF LDS (N)	2	8	3	2	4	8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.200	.090	.200	.085	.190
b	.014	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060
С	.008	.014	.008	.014	.008	.014
D	1.380	1.420	1.580	1.640	1.690	1.730
E	.380	.420	.380	.410	.380	.410
E1	.390	.420	.390	.420	.390	.420
е	.100	BSC	.100	BSC	.070	BSC
L	.100	.175	.100	.175	.125	.175
L1	.150		.150		.150	_
Q	.030	.060	.030	.060	.020	.070
S	.030	.065	.030	.065	.030	.065
S1	.005		.005		.005	
S2	.005		.005	_	.005	

### 24-68 LEAD SIDE BRAZE (600 MIL)




- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C24	<del>-2</del>	C28	3-3	C32	2-1	C40	)-1	C48	3-2	C68	3-1
# OF LDS (N)	2	4	2	8	3	2	4	0	4	88	6	8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.190	.085	.190	.100	.190	.085	.190	.100	.190	.085	.190
Ь	.015	.023	.015	.022	.015	.023	.015	.023	.015	.023	.015	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
С	.008	.012	.008	.012	.008	.014	.008	.012	.008	.012	.008	.012
D_	1.180	1.220	1.380	1.430	1.580	1.640	1.980	2.030	2.370	2.430	2.380	2.440
E	<i>.</i> 575	.610	.580	.610	.580	.610	.580	.610	.550	.610	.580	.610
E1	.595	.620	.595	.620	.590	.620	.595	.620	.595	.620	.590	.620
e	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.070	BSC
L	.125	.175	.125	.175	.100	.175	.125	.175	.125	.175	.125	.175
L1	.150	-	.150		.150		.150	-	.150	-	.150	_
Q	.020	.060	.020	.060	.020	.060	.020	.060	.020	.060	.020	.070
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	1	.005	ı	.005	-	.005	1	.005	1	.005	-
S2	.005	_	.005	-	.005	-	.005		.005	1	.005	_

### CERPACKS


#### 16-28 LEAD CERPACK



- 1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.


DWG #	E16	5-1	E20	)-1	E2	4-1	E28	3-1	E28	3-2
# OF LDS (N)	1	6	2	.0	2	.4	2	8	2	8
SYMBOL	MIN	MAX								
A	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	_	.540	_	.640	_	.740	_	.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1		.305	-	.305		.440		.550	_	.400
е	.050	BSC								
. K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	_	.045	_	.045	_	.045	_	.045	_	.045
S1	.005	-	.005		.005		.000		.005	_

#### LEADLESS CHIP CARRIERS



NOTES:


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   BSC BASIC LEAD SPACING BETWEEN CENTERS.



### 20-48 LEAD LCC (SQUARE)


DWG #	L20	0-2	L2	8-1	L4	4-1	L4	8-1
# OF LDS (N)	2	20	2	28	4	14	4	18
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.064	.100	.064	.100	.064	.120	.055	.120
A1	.054	.066	.050	.088	.054	.088	.045	.090
B1	.022	.028	.022	.028	.022	.028	.017	.023
B2	.072	REF	.072	REF	.072	REF	.072	REF
В3	.006	.022	.006	.022	.006	.022	.006	.022
D/E	.342	.358	.442	.460	.640	.660	.554	.572
D1/E1	.200	BSC	.300	BSC	.500	BSC	.440	BSC
D2/E2	.100	BSC	.150	BSC	.250	BSC	.220	BSC
D3/E3	_	.358		.460	_	.560	.500	.535
е	.050	BSC	.050	BSC	.050	BSC	.040	BSC
e1	.015	-	.015	-	.015	_	.015	-
h	.040	REF	.040	REF	.040	REF	.012 F	RADIUS
J	.020	REF	.020	REF	.020	REF	.020	REF
L	.045	.055	.045	.055	.045	.055	.033	.047
L1	.045	.055	.045	.055	.045	.055	.033	.047
L2	.077	.093	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015
ND/NE		5		7	1	1	1	2

### LEADLESS CHIP CARRIERS (Continued)



DWG #		0–1		2-1		4-1		8-2		2-1
# OF LDS (N)	2	20	2	22		24	2	28		32
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088
B1	.022	.028	.022	.028	.022	.028	.022	.028	.022	.028
B2	.072	REF	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458
D1	.150	BSC	.150	BSC	.200	BSC	.200	BSC	.300	BSC
D2	.075	BSC	.075	BSC	.100	BSC	.100	BSC	.150	BSC
D3	_	.280		.280	_	.308	_	.358		.458
E	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560
E1	.250	BSC	.300	BSC	.300	BSC	.400	BSC	.400	BSC
E2	.125	BSC	.150	BSC	.150	BSC	.200	BSC	.200	BSC
E3	_	.410		.480	_	.408	_	.558	_	.558
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
e1	.015	_	.015	_	.015	_	.015	_	.015	-
h	.040	REF	.012 F	RADIUS	.025	REF	.040	REF	.040	REF
J	.020	REF	.012 F	RADIUS	.015	REF	.020	REF	.020	REF
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L1	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015
ND		4		4		5		5		7
NE		6		7		7		9		9

### LEADLESS CHIP CARRIERS (Continued)




32 LD LCC (SMALL OUTLINE - RECTANGULAR)

DWG #	L32-2					
# OF LDS (N)	32					
SYMBOL	MIN	MAX				
A	.080	.100				
A1	.060	.090				
B1	.022	.028				
B2	.072	REF				
В3	.006	.022				
D	.392	.408				
D3	_	.400				
E	.800	.840				
E1	.750	BSC				
E2	.375	BSC				
E3	_	.820				
е	.050	BSC				
h	.008F	REF				
Ĺ	.040	.060				
L2	.075	.095				
L3	.003	.015				

- 1. ALL DIMENSIONS ARE IN INCHES.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

### PLASTIC DUAL IN-LINE PACKAGES

### 16-32 LEAD PLASTIC DIP (300 MIL)




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P16-1		P2	.2-1	P28	3-2	P32-	-2
# OF LDS (N)	1	6	22 28		.8	3	2	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.165	.145	.165	.145	.180	.145	.180
A1	.015	.035	.015	.035	.015	.030	.015	.030
b	.015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.065	.045	.060
C	.008	.012_	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345	1.375	1.545	1.585
E	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
е	.090	.110	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.400	.310	.400
L	.120	.150	.120	.150	.120	.150	.120	.150
α	0.	15°	0.	15°	0,	15"	0.	15°
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

### PLASTIC DUAL IN-LINE PACKAGES (Continued)

### 18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)




- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
  2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P18	B <b>-</b> 1	_P20	-1	P24-1		
# OF LDS (N)	1	8	20	)	2	24	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	
A	.140	.165	.145	.165	145	.165	
A1	.015	.035	.015	.035	.015	.035	
b	.015	.020	.015	.020	.015	.020	
b1	.050	.070	.050	.070	.050	.065	
C	.008	.012	.008	.012	.008	.012	
D	.885	.910	1.022	1.040	1.240	1.255	
E	.300	.325	.300	.325	.300	.320	
E1	.247	.260	.240	.280	.250	.275	
е	.090	.110	.090	.110	.090	.110	
eA	.310	.370	.310	.370	.310	.370	
L	.120	.150	.120	.150	.120	.150	
α	0,	15*	0,	_15*	0,	15*	
S	.040	.060	.025	.070	.055	.075	
Q1	.050	.070	.055	.075_	.055	.070	

### PLASTIC DUAL IN-LINE PACKAGES (Continued)

### 28 & 32 LEAD PLASTIC DIP (400 MIL)




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
   D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P2	8-3	P3	2-3	
# OF LEADS (N)	2	.8	32		
SYMBOLS	MIN	MAX	MIN	MAX	
A		.210		.200	
A1	.015	_	.015		
b	.014	.022	.014	.022	
b1	.045	.065	.045	.065	
С	.009	.015	.009	.015	
D	1.380	1.420	1.610	1.620	
E	.390	.425	.390	.425	
E1	.340	.390	.340	.390	
ее	.100	BSC	.100	BSC	
eA	.400	BSC	.400	BSC	
L	.115	.160	.115	.160	
α	0.	15°	0,	15°	
S	.040	.070	.040	.070	
Q1	.060	.090	.060	.090	

### PLASTIC DUAL IN-LINE PACKAGES (Continued)


### 24-48 LEAD PLASTIC DIP (600 MIL)




- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

51110 "			5.00		. 57	0 4		<u> </u>			
DWG #		4-2	P28			2-1	P4	P40-1		P48-1	
# OF LEADS (N)	2	.4	28	3	3	2	4	0	4	48	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200	
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035	
b	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020	
b1b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065	
С	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450	
ΕΕ	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620	
E1	.530	.550	.530	550	.530	.550	.530	.550	.530	.560	
e	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	
eA_	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670	
L	.120	.150	.120	.150	.125	.135	.120	.150	.120	<i>.</i> 150	
α	ò	15°	0.	15°	0.	15°	0.	15°	0.	15°	
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075	
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080	

#### SMALL OUTLINE IC




- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.



16-24 LEAD SMALL OUTLINE (GULL WING - JEDEC)


DWG #	S016-1		S01	8–1	S02	0-2	S02	24-2	
# OF LDS (N)	16 (.	300)	18 (.	300)	20 (.300")		24 (.	300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.095	.1043	.095	.1043	.095	.1043	.095	.1043	
A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118	
В	.014	.020	.014	.020	.014	.020	.014	.020	
С	.0091	.0125	.0091	.0125	.0091	0125	.0091	.0125	
D .	.403	.413	.447	.462	.497	.511	.600	.614	
е	.050	BSC	.050	.050 BSC		.050 BSC		.050 BSC	
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992	
h	.010	.020	.010	.020	.010	.020	.010	.020	
Н	.400	.419	.400	.419	.400	.419	.400	.419	
L .	.018	.045	.018	.045	.018	.045	.018	.045	
α	0"	8.	0.	8.	0,	8°	0.	8*	
S	.023	.035	.023	.035	.023	.035	.023	.035	


### SMALL OUTLINE IC (Continued)



#### NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






### 28 LEAD SMALL OUTLING (GULL WING - JEDEC)

DWG #	S02	28-2	S02	28-3
# OF LDS (N)	28 (.300")		28 (.	.330")
SYMBOL	MIN	MAX	MIN	MAX
Α	.095	.1043	.110	.120
A1	.005	.0118	.005	.014
В	.014	.020	.014	.019
С	.0091	.0125	.006	.010
D	.700	.712	.718	.728
е	.050	BSC	.050	BSC
E	.292	.2992	.340	.350
h	.010	.020	.012	.020
Н	.400	.419	.462	.478
L	.018	.045	.028	.045
α	0.	8*	0.	8*
S	.023	.035	.023	.035


### SMALL OUTLINE IC (Continued)



### 20-32 LEAD SMALL OUTLINE (J-BEND, 300 MIL)


DWG #	S02	20-1	S02	4-4	S02	4-8	S02	8-5	S032-2		
# OF LDS (N)	20	0	2	4	2	4	2	8	3	2	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.120	.140	.130	.148	.120	.140	.120	.140	.130	.148	
A1	.078	.095	.082	.095	.078	.091	.078	.095	.082	.095	
В	-	-	.026	.032	-	-	-	_	.026	.032	
B1	.014	.020	.015	.020	.014	.019	.014	.020	.016	.020	
С	.008	.013	.007	.011	.0091	.0125	.008	.013	.008	.013	
D1	.500	.512	.620	.630	.602	.612	.700	.712	.820	.830	
E	.335	.347	.335	.345	.335	.347	.335	.347	.330	.340	
E1	.292	.300	.295	.305	.292	.299	.292	.300	.295	.305	
E2	.262	.272	.260	.280	.262	.272	.262	.272	.260	.275	
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	.050 BSC	
h	.010	.020	.010	.020	.010	.016	.012	.020	.012	.020	
S	.023	.035	.032	.043	.032	.043	.023	.035	.032	.043	


### SMALL OUTLINE IC (Continued)



#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D1 & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






## 28-32 LEAD SMALL OUTLINE (J-BEND, 400 MIL)

DWG #	S02	8-6	S03	2-3	
# OF LDS (N)		28	32		
SYMBOLS	MIN	MAX	MIN	MAX	
Α	.131	.145	.131	.145	
A1	.045	.055	.045	.055	
A2	.086	.090	.086	.090	
В	.026	.032	.026	.032	
B1	.015	.020	.015	.020	
С	.007	.0125	.007	.0125	
D1	.720	.730	.820	.830	
E	.435	.445	.435	.445	
E1	.395	.405	.395	.405	
E2	.360	.380	.360	.380	
е	.050	BSC	.050	BSC	
h	-	_	_	_	
S	.032	.043	.032	.043	

#### PLASTIC LEADED CHIP CARRIERS

#### 20-84 LEAD PLCC (SQUARE)





- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED. 1.
- BSC BASIC LEAD SPACING BETWEEN CENTERS
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

DWG #	J20	)-1	J28	3-1	J44	1-1	J52	2-1	J68	3-1	J84	1-1
# OF LDS	2	0	2	8	4	4	5	2	6	8	8	4
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MN	MAX	MIN	MAX	MIN	MAX
A	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180
A1	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115
_ B	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021
С	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF
E	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
е	.050	BSC	.050	BSC								
ND/NE	5	j j	-	7	1	1	1	3	1	7		21

#### PLASTIC LEADED CHIP CARRIERS (Continued)

#### 18-32 LEAD PLCC (RECTANGULAR)





DWG #	J18	3–1	J32-1		
# OF LDS	1	8	7.7	32	
SYMBOL	MIN	MAX	MIN	MAX	
Α	.120	.140	.120	.140	
A1	.075	.095	.075	.095	
В	.026	.032	.026	.032	
b1	.013	.021	.013	.021	
С	.015	.040	.015	.040	
C1	.008	.012	.008	.012	
C2	1	_	.005	.015	
D	.320	.335	.485	.495	
D1	.289	.293	.449	.453	
D2	.225	.265	.390	.430	
D3	.150	REF	.300	REF	
E	.520	.535	.585	.595	
E1	.489	.493	.549	<i>.</i> 553	
E2	.422	.465	.490	.530	
E3	.200	REF	.400 REF		
е	.050	BSC	.050 BSC		
ND/NE	4	/ 5	7 / 9		

- NOTES: 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAM PRODUCTS
64K SRAW PRODUCTS
256/288K SRAW PRODUCTS
1M SRAM PRODUCTS
3.3V SRAM PRODUCTS

SPECIALTY SRAW PRODUCTS

#### **16K SRAM PRODUCTS**

IDT traces its heritage back to the first fast CMOS 2K x 8 SRAM in the industry, which was introduced at 70ns more than 10 years ago. Today, IDT's 16K family still includes many of the SRAM configurations offered during the early days of the company, now available at much higher speeds. After having been through numerous die shrinks and improvements, the 16K family is a testimonial to the long term commitments that IDT typically makes to support its customers.

The 16K family is based exclusively on CMOS technology, and is now available in speeds as fast as 12ns for commercial applications and 15ns for military applications. It is offered in a wide variety of speeds and packages, and all parts have a low power version. These low power versions offer industry-leading standby power characteristics, as well as a 2V data retention mode, which makes them ideal for portable battery-operated equipment.

Size	Org.	Features	Process	Part Number	Power	Speeds	
						Commercial	Military
16K	16K x 1		CMOS	6167	SA/LA	15,20,25,35	20,25,35,45,55,70
	4K x 4		CMOS	6168	SA/LA	12,15,20,25,35	15,20,25,35,45,55,70
	4K x 4	OE	CMOS	61970	SA/LA	15,20,25,35	20,25,35,45,55
	4K x 4	Sep I/O	CMOS	71681	SA/LA	15,20,25,35,45	20,25,35,45,55,70
	4K x 4	Sep I/O	CMOS	71682	SA/LA	15,20,25,35,45	20,25,35,45,55,70
	2K x 8		CMOS	6116	SA/LA	15,20,25,35,45	20,25,35,45,55,70,90

#### PAGE

5.1

5.2

5.3

5.4

5.4

5.5

#### **TABLE OF CONTENTS**

16K x 1 CMOS.....

4K x 4 CMOS.....

4K x 4 CMOS with Output Enable .....

4K x 4 CMOS with Separate Input/Output .....

4K x 4 CMOS with Separate Input/Output .....

2K x 8 CMOS.....

**16K SRAM PRODUCTS** 

IDT6167

IDT6168

IDT61970

IDT71681

IDT71682

IDT6116

1	┏`



IDT6167SA

#### FEATURES:

- · High-speed (equal access and cycle time)
  - Military: 15/20/25/35/45/55/70/85/100ns (max.)
  - Commercial: 12/15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (IDT6167LA only)
- Available in 20-pin CERDIP and Plastic DIP, 20-pin CERPACK, 20-pin SOIC and 20-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle softerror rates
- · Separate data input and output
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT6167 is a 16,384-bit high-speed static RAM organized as 16K x 1. The part is fabricated using IDT's high-performance, high reliability CMOS technology.


Access times as fast as 12ns are available. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes HIGH, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains HIGH. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only  $1\mu W$  operating off a 2V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs.

The IDT6167 is packaged in a space-saving 20-pin, 300 mil Plastic DIP or CERDIP, Plastic 20-pin SOIC or SOJ, 20-pin CERPACK and 20-pin leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


**AUGUST 1992** 

1

DSC-1007/3

2981 151 02

#### PIN CONFIGURATIONS



DIP/SOIC/CERPACK/SOJ **TOP VIEW** 

#### **PIN NAMES**

A0-A13	Address Inputs			
CS	Chip Select			
WE	Write Enable			
Vcc	Power			
DIN	DATAIN			
Dout	DATAоит			
GND	Ground			

2981 thi 01

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0 -	0	0	V
ViH	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

2981 tbl 05

1.  $V_{IL}$  (min.) = -3.0V for pulse width less than 20ns, once per cycle.

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2981 tbl 06

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	7	рF
Соит	Output Capacitance	Vout = 0V	7	pF

#### NOTE:


2981 tbl 04 1. This parameter is determined by device characterization, but is not production tested.

### TRUTH TABLE (1)

Mode	CS	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L	Н	DATAout	Active
Write	L	L	High-Z	Active

NOTE:

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't Care.



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## 5

## DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			61679	SA12	6167SA	VLA15	6167SA	\/LA20	6167SA	\/LA25	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current CS ≤ V <sub>IL</sub> , Outputs Open,	SA	90	_	90	90	90	90	90	90	mA
<u> </u>	Vcc = Max., f = 0 <sup>(3)</sup>	LA	_		-55	60	55	60	55	60	
ICC2	Dynamic Operating Current <del>CS</del> ≤ V <sub>IL</sub> , Outputs Open,	SA	140		120	130	100	110	100	100	mA
	Vcc = Max., $f = f_{Max}^{(3)}$	LA			100	110	80	85	70	75	
ISB	Standby Power Supply Current (TTL Level)	SA	50		50	50	35	35	35	35	mA
	CS ≥ VIH, Outputs Open, VCC = Max., f = fMax <sup>(3)</sup>	LA	-		35	35	30	30	25	25	
ISB1	Full Standby Power Supply Current	SA	10		5	10	5	10	5	10	mA
	(CMOS Level) <del>CS ≥ VHC, VCC = Max.</del> VIN ≥ VHC or VIN ≤ VLC, f = 0 <sup>(3)</sup>	LA	_		0.9	2	0.05	2	0.05	0.9	

## DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (CONTINUED)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

			6167S	4/LA35	6167SA	LA45 <sup>(2)</sup>	6167SA	'LA55 <sup>(2)</sup>	6167SA	/LA70 <sup>(2)</sup>	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open,	SA	90	90		90	_	90		90	mA
	$VCC = Max., f = 0^{(3)}$	LA	55	60	_	60		60		60	
ICC2	Dynamic Operating Current <del>CS</del> ≤ VIL, Outputs Open,	SA	100	100	_	100	_	100		100	mA
	Vcc = Max., f = fmax <sup>(3)</sup>	LA	65	70	_	65		60	_	60	
Isa	Standby Power Supply Current (TTL Level)	SA	35	35	-	35		35	-	35	mA
	CS ≥ VIH, Outputs Open, VCC = Max., f = fMax <sup>(3)</sup>	LA	20	20	_	20	_	20	_	15	
ISB1	Full Standby Power Supply Current	SA	5	10	_	10	_	10	_	10	mA
	(CMOS Level) $\overline{CS} \ge VHC, VCC = Max.$ $VIN \ge VHC \text{ or } VIN \le VLC, f = 0^{(3)}$	LA	0.05	0.9	-	0.9	_	0.9	_	0.9	

#### NOTES:

- All values are maximum guaranteed values.
- 2. -55°C to +125°C temperature range only. Also available; 85ns and 100ns Military devices.
- 3. fmax = 1/tnc, only address inputs cycling at fmax. f = 0 means no Address inputs change.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				ID.		IDT6	167SA	IDT61	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit	
Huj	Input Leakage Current	Vcc = Max.,	MIL		10		5	μА	
	**	Vin = GND to Vcc	COM'L		5		2	Ī	
ILO	Output Leakage Current	Vcc = Max., CS = ViH,	MIL		10	_	5	μА	
		VOUT = GND to Vcc	COM'L		5		2		
Vol	Output Low Voltage	lot = 8mA, Vcc = Min.			0.4	_	0.4	٧	
Vон	Output High Voltage	IoL = -4mA, Vcc = Min.		2.4	<u>-</u>	2.4		٧	

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

· <del></del>				. <del>-</del>		/p. <sup>(1)</sup> cc @		lax. c @	
Symbol	Parameter	Test Cond	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0			_		V
ICCDR	Data Retention Current		MIL.		0.5	1.0	200	300	μА
			COM'L.		0.5	1.0	20	30	
todr	Chip Deselect to Data Retention Time	CS≥VHC VIN≥VHCC	or ≤ VLC	0			_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	]		tRC <sup>(2)</sup>			_		ns
LI  <sup>(3)</sup>	Input Leakage Current		-		_		2	2	μА


#### NOTES:

1. TA = +25°C.

2. tnc = Read Cycle Time.

3. This parameter is guaranteed by device characterization, but is not production tested.

# 2981 tbl 09



2981 drw 04

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tchz, twhz and tow)

\*Includes scope and jig.


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6167	SA12 <sup>(1)</sup>		7SA15 7LA15		A20/25 A20/25	6167SA 6167LA	<b>4</b> 35/45 <sup>(2)</sup> <b>4</b> 35/45 <sup>(2)</sup>	6167SA: 6167LA:	55 <sup>(2)</sup> /70 <sup>(2)</sup> 55 <sup>(2)</sup> /70 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
trc	Read Cycle Time	12		15		20/25		35/45	_	55/70		ns
taa	Address Access Time		12		15		20/25		35/45		55/70	ns
tacs	Chip Select Access Time	_	12	_	15	_	20/25		35/45		55/70	ns
tclz	Chip Deselect to Output in Low-Z <sup>(3)</sup>	3		3	_	5/5	_	5/5	_	5/5	_	ns
tcHZ	Chip Select to Output in High-Z <sup>(3)</sup>		8	_	10		10/10		15/30	_	40/40	ns
tон	Output Hold from Address Change	3		3	-	5/5		5/5	_	5/5	_	ns
tPU	Chip Select to Power-Up Time <sup>(3)</sup>	0	_	0	-	0/0	-	0/0	_	0/0	_	ns
tPD	Chip Deselect to Power-Down Time <sup>(3)</sup>	_	12		15	_	20/25		35/45	_	55/70	ns
Write Cy	Write Cycle											
twc	Write Cycle Time	12		15		20/20	_	30/45	_	55/70	_	ns
tcw	Chip Select to End-of-Write	12	-	15		15/20		30/40	_	45/55	_	ns
taw	Address Valid to End-of-Write	12	_	15	_	15/20	-	30/40		45/55	_	ns
tas	Address Set-up Time	0	_	0	_	0/0	-	0/0	_	0/0	_	ns
twp	Write Pulse Width	12	_	13	_	15/20	_	30/30	_	35/40	_	ns
twr	Write Recovery Time	0	_	0	_	0/0	_	0/0	_	0/0		ns
tow	Data Valid to End-of-Write	10	_	10	-	12/15	_	17/20	_	25/30		ns
tDH	Data Hold Time	0	_	0	_	0/0	_	0/0	_	0/0		ns
twnz	Write Enable to Output in High-Z <sup>(3)</sup>	_	6		7	_	8/8		15/30	_	40/40	ns
tow	Output Active from End-of-Write <sup>(3)</sup>	0		0	_	0/0		0/0	_	0/0	_	ns


#### NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only. Also available: 85ns and 100ns Military devices.
- 3. This parameter is guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>




TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>




- WE is HIGH for read cycle, WE ≥ VIH
   Device is continuously selected, CS ≤ VIL
- 3. Address valid prior to or coincedent with CS transition low.
- 4. Transition is measured ±200mV from steady state.

2981 drw 07

#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE CONTROLLED TIMING)(1, 2, 4)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS CONTROLLED TIMING)(1, 2, 4)



- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. If the CS low transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state,
- 5. Transition is measured ±200mV from steady state.
- 6. During this period, the I/O pins are in the output state and the input signals must not be applied.

#### ORDERING INFORMATION





## CMOS STATIC RAM 16K (4K x 4-BIT)

IDT6168SA IDT6168LA

#### **FEATURES:**

- · High-speed (equal access and cycle time)
- Military: 12/15/20/25/35/45/55/70/85/100ns (max.)
- Commercial: 10/12/15/20/25/35ns (max.)
- · Low power consumption
- Battery backup operation—2V data retention voltage (IDT6168LA only)
- Available in high-density 20-pin ceramic or plastic DIP, 20-pin SOIC, 20-pin SOJ, 20-pin CERPACK and 20-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- · Bidirectional data input and output
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art tech-


nology, combined with innovative circuit design techniques, provides a cost-effective approach for high-speed memory applications.

Access times as fast 10ns are available. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes HIGH, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains HIGH. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1µW operating off a 2V battery. All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5V supply.

The IDT6168 is packaged in either a space saving 20-pin, 300 mil ceramic or plastic DIP, 20-pin CERPACK, 20-pin SOIC, 20-pin SOJ, or 20-pin leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

AUGUST 1992

#### PIN CONFIGURATIONS



DIP/SOIC/SOJ/CERPACK **TOP VIEW** 



LCC **TOP VIEW** 

#### TRUTH TABLE(1)

Mode	CS	WE	Output	Power
Standby	Н	X	High-Z	Standby
Read	L	Н	Douт	Active
Write	L	L	Din	Active

1. H = VIH, L = VIL, X = Don't Care

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### PIN DESCRIPTIONS

Name	Description
A0-A11	Address Inputs
CS	Chip Select
WE	Write Enable
I/O0-3	Data Input/Output
Vcc	Power
GND	Ground

2955 tbl 01

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage	2.2		6.0	V
VIL	Input LOW Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

1. Vil. (min.) = -3.0V for pulse width less than 20ns, once per cycle.

#### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	рF
Соит	Output Capacitance	Vout = 0V	7	pF
NOTE:		<del></del>		2955 tbl 04

1. This parameter is determined by device characterization, but is not production tested.

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Grade Temperature		. VCC
Military	-55°C to +125°C	OV	5V ± 10%
Commercial	0°C to +70°C	.0V	5V ± 10%

#### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

					6168S	6168SA15 <sup>(4)</sup>		6168SA20 6168LA20			
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open,	SA	120		110	120	110	120	90	100	mA
	$VCC = Max., f = 0^{(3)}$	LA	_		_	_		_	70	80	
ICC2	Dynamic Operating Current <del>CS</del> ≤ V <sub>IL</sub> , Outputs Open,	SA	175		165	175	145	165	120	120	mA
	VCC = Max., $f = f_{MAX}^{(3)}$	LA		-	_	_			100	110	. [
ISB	Standby Power Supply Current (TTL Level)	SA	65	<u> </u>	65	65	55	60	45	45	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMax <sup>(3)</sup>	LA		_	-	_	_	-	30	35	
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	20	-	20	20	20	20	20	20	mA
	CS ≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 <sup>(3)</sup>	LA		-	_	_		_	0.5	5 .	

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

				SA25 LA25	6168 6168	SA35 LA35		A45/55 A45/55		A70 <sup>(2)</sup>	
Symbol	Parameter	Power	Com'l.	· Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open,	SA	90	100	90	100	_	100	_	100	mA
	$VCC = Max., f = 0^{(3)}$	LA	70	80	70	80	_	80	-	80	
ICC2	Dynamic Operating Current CS ≤ VIL, Outputs Open,	SA	110	120	100	110		110		110	mA
$Vcc = Max., f = fMax^{(3)}$		LA	90	100	80	90	_	80 .	-	80	
ISB	Standby Power Supply Current (TTL Level)	SA	35	45	30	35		35	_	35	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX <sup>(3)</sup>	LA	25	30	20	25	_	25/20	-	. 20	
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	3	10	3	10	_	10	_	10	mA
	$\overline{CS} \ge VHC$ , $VCC = Max$ ., $VIN \ge VHC$ or $VIN \le VLC$ , $f = 0^{(3)}$	LA	0.5	0.3	0.5	0.3	_	0.3	_	0.3	
NOTES:											2955 tbl 07

- 1. All values are maximum guaranteed values.
- 2. Also available 85 and 100ns military devices.
- 3. fMAX = 1/tRC, only address inputs are cycling at fMAX. f = 0 means no address inputs are changing.
- 4. Military values are preliminary only.

#### DC ELECTRICAL CHARACTERISTICS Vcc = 5.0V ± 10%

				IDT6168SA		IDT6		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
[fu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL COM'L		10 2		5 2	μА
[ILO]	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	MIL COM'L		10 2	=	5 2	μА
<b>V</b> OL	Output LOW Voltage	IOL = 10mA, VCC = Min.		_	0.5		0.5	V
ļ		IoL = 8mA, Vcc = Min.			0.4		0.4	1
Vон	Output HIGH Voltage	IOL = -4mA, VCC = Min.		2.4		2.4		V

2955 tbl 08

2955 tbl 09

#### DATA RETENTION CHARACTERISTICS (LA Version Only)


VLC = 0.2V, VHC = VCC - 0.2V

			Test Condition		IDT6168LA			
Symbol	Parameter	Test Cond			Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention			2.0	_		V	
ICCDR	Data Retention Current		MIL.		0.5(2)	100(2)	μА	
		<del>CS</del> ≥ VHC	1 —	1.0(3)	150 <sup>(3)</sup>			
		VIN ≥ VHC	COM'L.		0.5(2)	20(2)	μА	
		or ≤ VLC	Ì	·	1.0(3)	30 <sup>(3)</sup>		
tCDR <sup>(5)</sup>	Chip Deselect to Data Retention Time	]		0	_		ns	
t <sub>R</sub> (5)	Operation Recovery Time			tRC <sup>(2)</sup>	T =		ns	

NOTES: 1.  $T_A = +25^{\circ}C$ .


- 2. at Vcc = 2V
- 3. at Vcc = 3V
- 4. tRc = Read Cycle Time.
- 5. This parameter is guaranteed by device characterization, but is not production tested.

#### LOW Vcc DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2



\*Includes scope and jig capacitances

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		61688	A10 <sup>(1)</sup>	6168	SA12	6168SA15		6168SA20/25 6168LA20/25			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read C	d Cycle										
trc	Read Cycle Time	10	- Ang	12		15		20/25	_	ns	
taa	Address Access Time		10		12	_	15		20/25	ns	
tacs	Chip Select Access Time	T —	10	_	12		15		20/25	ns	
tclz	Chip Select to Output in Low-Z <sup>(3)</sup>	3 🧋	<u> </u>	3	_	3		5	_	ns	
tcHZ	Chip Deselect to Output in High-Z <sup>(3)</sup>	—	6	_	7		- 8		10	ns	
tон	Output Hold from Address Change	3		3		3	_	3		ns	
tPU	Chip Select to Power-Up Time(3)	0	_	0		0	_	0	_	ns	
tPD	Chip Deselect to Power-Down Time(3)	<b>~</b> _	10	-	12	_	15		20/25	ns	

2955 drw 11


#### AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6168LA35 6168LA45 <sup>(2)</sup> 6			A55 <sup>(2)</sup>	6168SA70 <sup>(2)</sup> 6168LA70 <sup>(2)</sup>				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read	l Cycle					•		·		
trc	Read Cycle Time	35	_	45		55		70		ns
taa	Address Access Time	T -	35	_	45	_	55		70	ns
tacs	Chip Select Access Time		35		45	_	55	_	70	ns
tclz	Chip Select to Output in Low-Z(3)	5		5		5	_	5	T-	ns
tcHZ	Chip Deselect to Output in High-Z <sup>(3)</sup>		15	_	25		25		30	ns
tон	Output Hold from Address Change	3	_	3	_	3		3	I —	ns
tPU	Chip Select to Power-Up Time(3)	0		0	_	0	_	0	_	ns
tPD	Chip Deselect to Power-Down Time(3)	<b>—</b>	35	_	40	_	50		60	ns


#### NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only. Also available 85ns and 100ns devices.
- 3. This parameter is guaranteed with AC Test load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>



- 1. WE is HIGH for read cycle.
- 2. CS is LOW for read cycle.
- Device is continuously selected, SS VIL.
   Address valid prior to or coincident with S transition LOW.
- 4. Transition is measured ±200mV from steady state.

## E

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		61689	6168SA12		6168SA15		6168SA20/25 6168LA20/25			
Symbol	Parameter Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	ı
Write Cycl	е									
twc	Write Cycle Time	10		12		15		20	-	ns
tcw	Chip Select to End-of-Write	10	<del>-</del> 20	12	_	15	_	20	-	ns
taw	Address Valid to End-of-Write	10	806.7	12	_	15	_	20		ns
tas	Address Set-up Time	0	<u> </u>	0		0	_	0		ns
twp	Write Pulse Width	10	% <b></b>	12		15	_	20		ns
twn	Write Recovery Time	0	_	0	_	0	_	0		ns
tow	Data Valid to End-of-Write	7	_	8		9		10		ns
tDH	Data Hold Time	0	_	0	_	0		0		ns
twHz	Write Enable to Output in High-Z <sup>(3)</sup>		4		5		6		7	ns
tow	Output Active from End-of-Write(3)	0		0		0		0		ns

2955 tbl 13

#### AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Vcc = 5.0V ± 10%, All Temperature Ranges)

	•				•						
					6168SA45 <sup>(2)</sup> 6168LA45 <sup>(2)</sup>		SA55 <sup>(2)</sup> LA55 <sup>(2)</sup>	6168SA70 <sup>(2)</sup> 6168LA70 <sup>(2)</sup>			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Write C	ycle										
twc	Write Cycle Time	30		40	_	50		60		ns	
tcw	Chip Select to End-of-Write	30		40	_	50		60	Γ	ns	
taw	Address Valid to End-of-Write	30	_	40	_	50	_	60	l —	ns	
tas	Address Set-up Time	0		0	_	0	_	0	-	ns	
twp .	Write Pulse Width	30		40	_	50	I —	60	I —	ns	
twn	Write Recovery Time	0	_	0	<b>—</b>	0		0		ns	
tow .	DataValid to End-of-Write	. 15	_	20		20	_	25		ns	
tDH	Data Hold Time	0	_	3		3	-	3	<u> </u>	ns	
twnz	Write Enable to Output in High-Z <sup>(3)</sup>		13		20		25		30	ns	
tow	Output Active from End-of-Write(3)	0		0		0		0		ns	


#### NOTES:

1.0° to +70°C temperature range only.


2. -55°C to +125°C temperature range only. Also available 85ns and 100ns devices.

3. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 5)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- Unring this period, the I/O pins are in the output state and input signals should not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±200mV from steady state.

#### ORDERING INFORMATION



## CMOS STATIC RAM WITH OUTPUT ENABLE 16K (4K x 4-BIT)

IDT61970S IDT61970L

#### **FEATURES:**

- High Speed (equal Access and Cycle Times)
  - Military: 12/15/20/25/35/45/55
  - Commercial: 10/12/15/20/25/35/45
- · Fast Output Enable
- · Low power consumption
- Battery backup operation—2V data retention (IDT61970L only)
- · Available in 22-pin ceramic or plastic DIP and 24-pin SOJ
- Produced with advanced CMOS high-performance technology
- · Separate Output Enable control
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT61970 is a 16,384-bit high-speed static RAM organized as 4096 x 4 bits. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


The IDT61970 features two memory control functions: Chip Select ( $\overline{\text{CS}}$ ) and Output Enable ( $\overline{\text{OE}}$ ). These two functions greatly enhance the IDT61970s overall flexibility in high-speed memory applications. This feature makes the IDT61970 ideal for use in cache memory applications.

Access times as fast as 10ns and toE as fast as 5ns are available. The IDT61970 offers a reduced power standby mode which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only  $10\mu W$  when operating from a 2V battery. All inputs and output are TTL-compatible and operate from a single 5V supply.

The IDT61970 is packaged in either a space saving 22-pin, 300-mil ceramic or plastic DIP, or a 24-pin SOJ, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**AUGUST 1992** 

DSC-1060/2

# 5

#### **PIN CONFIGURATIONS**



A0	1 2 3 4 5 6 7 8 9 10 11	S024-4	24 VCC 23 A11 22 A10 21 A9 20 A8 19 NC 18 NC 17 VO4 16 VO2 14 VO2 14 VO1 13 WE
			2521 drw 03
			2952 drw 03

SOJ TOP VIEW

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

#### **PIN NAMES**

A0 - A11	Address	WE	Write Enable
1/01 - 1/04	Data Input/Output	ŌĒ	Output Enable
Vcc	Power	cs	Chip Select
GND	Ground	NC	No Connection

2952 tbl 01

#### TRUTH TABLE (1)

1110111		_			
Mode	cs	WE	Œ	1/0	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	Н	L	DATAOUT	Active
Write	L	L	Χ	DATAIN	Active
Read	L	Н	Н	High-Z	Active

#### NOTE:

2952 tbl 08

1. H = VIH, L = VIL, X = Don't Care.

#### DC ELECTRICAL CHARACTERISTICS

			619	70S	619			
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
[ILI]	Input Leakage Current	Vcc = Max.	Vcc = Max. Mil		10		5	μΑ
		Vin = GND to Vcc	Com'l.		2		2	ll
lLO	Output Leakage Current	Vcc = Max., CS = VIH,	Mil.		10		5	μА
		Vcc = GND to Vcc	Com'l.		2	_	2	
Vol	Output Low Voltage	loL = 10mA, Vcc = Min.		_	0.5	-	0.5	V
		IOL = 8mA, Vcc = Min.		_	0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	1	2.4		٧

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1MHz)

Sy	ymbol	Parameter(1)	Conditions	Max.	Unit
	CIN	Input Capacitance	VIN = 0V	8	pF
	Cout	Output Capacitance	Vout = 0V	8	рF

#### NOTE:

This parameter is determined by device characterization, but is not production tested

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

NOTE

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

2952 tbl 05

## DC ELECTRICAL CHARACTERISTICS(1) Vcc=5.0V±10%, VLc=0.2V, VHc=Vcc-0.2V

			61970	S10	619705	312 <sup>(4)</sup>	619709	315	619709 619701		619709 61970		61970 61970		61970S4 61970L4		
Symbol	Parameter	Power	Com'l.	Mil	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc1	Operating Power Supply Current	S	120	_	110	120	110	120	90	100	90	100	90	100	_	100	mA
	CS = VIL, Outputs Open, VCC = Max., f = 0 <sup>(2)</sup>	L	-		_	_	_	_	70	80	70	80	70	80	-	80	
ICC2	Dynamic Operating Current, CS = VIL,	S	175	-	165	175	145	165	120	120	110	120	100	110	_	110	mA
	Outputs Open, VCC = Max., f = fMax <sup>(2)</sup>	L	-	_	_	1			100	110	90	100	80	90/ 80	_	80	
ISB	Standby Power Supply Current (TTL Level)	s	65	š-	65	65	55	60	45	45	35	45	30	35	_	35	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX <sup>(2)</sup>	L	7	_	_		-	1	30	35	25	30	20	25		20	
ISB1	Full Standby Power Supply Current (CMOS Level)	s	20	_	20	20	20	20	20	20	3	10	3	10	-	10	mA
	CIVIOS LEVEI)  CS≥ VHC, VCC = Max.,  VIN ≥ VHC or  VIN ≤ VLC, f = 0 <sup>(2)</sup>	L		_	-	-	_	_	0.5	5	0.5	0.3	0.5	0.3		0.3	

#### NOTES:

1. All values are maximum guaranteed values.

2 fmax = 1/tnc, only address inputs are cycling at fmax. f = 0 means no address inputs are changing.

3. -55°C to +125°C temperature range only.

Military values are preliminary only.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55° to +125°C	0V	5.0V ±10%
Commercial	0°C to +70°C	٥V	5.0V ±10%

2952 tbl 09

2952 tbl 04

#### **AC ELECTRICAL CHARACTERISTICS**


		61970S10 6		61970S12 <sup>(2)</sup> 619		61970S15		61970S20/25 61970L20/25		1		1		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
tRC	Read Cycle Time	10	-	12	<u> </u>	15	_	20/25	I -	35/45		55	<b>—</b>	ns
taa	Address Access Time	_	10		12	_	15		20/25	_	35/45	_	55	ns
<b>t</b> OE	Output Enable Access Time		₹5	_	5	_	6		8/10	_	12/15	_	20	ns
tolz	Output Low-Z Time <sup>(1)</sup>	2	-	2	_	2		2		2	_	2		ns
tonz	Output High-Z Time(1)	- 8	6	_	7	_	9	_	12	_	15	_	15	ns
tон	Output Hold from Address Change	3 🐰	× —	3		3		3		3		3	_	ns
tacs	Chip Select Access Time	10	_	12	_	15		20/25	-	35/45		55		ns ·
tcız	Chip Select to Output in Low-Z(1)	3	_	3	-	3	_	-3	_	- 3	_	3	_	ns
tchz	Chip Deselect to Output in High-Z(1)	200	6	_	7		8		10	_	15	_	25	ns
tpu	Chip Select to Power-up Time(1)	0	_	0		0		0	_	0	_	0		ns
tPD ·	Chip Deselect Power-down Time(1)		10		12		15		20/25		35/45		55	ns

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


2. Military values are preliminary only.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,4)</sup>



2952 drw 04

## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>




- WE is HIGH for read cycle, WE ≥ VIH.
   Transition is measured ±200mV from steady state.
- 3. Address valid prior to or coincident with CS transition LOW.
- 4. Device is continuously selected, CS ≤ VIL.

#### AC ELECTRICAL CHARACTERISTICS


		61970S10		61970S12 <sup>(3)</sup> 61970S15				61970S35/45 61970L35/45						
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle														
twc	Write Cycle Time	10		12		15		20/25	_	35/45	_	55	_	ns
taw	Address Valid to End of Write	8	- <u> </u>	10		12		15/20		25/30		35		ns
tas	Address Set-up Time	0	¥	0	_	0		0		0	-	0		ns
twp	Write Pulse Width	8	-	8	_	10	_	12/15		20/25		30	ı	ns
twn	Write Recovery Time	0	_	0		0		0	-	0	-	0	-	ns
tow	Data Valid to End of Write	7 🌣	 	8		9		10/13	ı	17/20	_	20		ns
tDH	Data Hold Time	0		0	_	0	-	0	1	0		0		ns
twnz	Write Enable to Output in High-Z <sup>(1,2)</sup>	-80	5		6		7	_	9	_	13/20		25	ns
tow	Output Active From End of Write <sup>(1, 2)</sup>	0	_	0		0		0	1	0	-	0	1	ns
tcw	Chip Select to End of Write	8		10	_	12	_	15/20	_	25/30	_	35		ns

- 1. Transition is measured ±200mV from steady state.
- 2. This parameter is guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
- 3. Military values are preliminary only.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (WE Controlled Timing)(1, 2, 5, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS Controlled Timing)(1, 2, 5, 7)



- WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals should not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state,
- Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tow.

2952 tbl 10

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention			2.0		_	V
ICCDR	Data Retention Current	<del>CS</del> ≥ Vнc	MIL.		0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	100 <sup>(2)</sup> 150 <sup>(3)</sup>	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	μА
tcdR <sup>(4)</sup>	Chip Deselect to Data Retention Time	. •		0	_	_	ns
tR <sup>(4)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>		_	ns

#### NOTES:

- 1. Ta = +25°C.
- 2. at Vcc = 2V
- 3. at Vcc = 3V
- 4. This parameter is guaranteed by device characterization, but is not production tested.

#### LOW VCC DATA RETENTION WAVEFORM



#### AC TEST CONDITIONS

AC IEST COMBITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2




Figure 1. AC Test Load





Figure 2. AC Test Load (for tolz, tclz, tohz, tchz, tow & twz)

<sup>\*</sup> Including scope and jig.

#### ORDERING INFORMATION



# Integrated Device Technology, Inc.

#### **FEATURES:**

- · Separate data inputs and outputs
- IDT71681SA/LA: outputs track inputs during write mode
- IDT71682SA/LA: high impedance outputs during write mode
- · High speed (equal access and cycle time)
  - Military: 12/15/20/25/35/45/55/70/85/100ns (max.)
  - Commercial: 10/12/15/20/25/35/45ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (LA version only)
- High-density 24-pin 300-mil Ceramic or Plastic DIP, 24-pin CERPACK, 24-pin SOIC, 24-pin SOJ and 28-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle softerror rates
- · Military product compliant to MIL-STD-883, Class B


#### **DESCRIPTION:**

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as 4K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for high-speed memory applications.

Access times as fast as 10ns are available. These circuits also offer a reduced power standby mode. When  $\overline{\text{CS}}$  goes high, the circuit will automatically go to, and remain in, this standby mode as long as  $\overline{\text{CS}}$  remains high. In the standby mode , the devices consume less than  $10\mu\text{W}$ , typically. This capability provides significant system-level power and cooling savings. The low-power (LA) versions also offer a battery backup data retention capability where the circuit typically consumes only  $1\mu\text{W}$  operating off a 2V battery.

All inputs and outputs of the IDT71681/IDT71682 are TTL-compatible and operate from a single 5V supply.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered Trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


**JULY 1992** 

#### **DESCRIPTION (Continued):**


The IDT71681/IDT71682 are packaged in either space-saving 24-pin, 300-mil DIPs, SOICs, SOJs, CERPACKS, or 28-pin leadless chip carriers.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **PIN CONFIGURATIONS**



DIP/SOIC/SOJ/CERPACK TOP VIEW



LCC TOP VIEW

#### PIN DESCRIPTIONS

Name	Description	
A0 – A11	Address Inputs	
<del>CS</del>	Chip Select	
WE	Write Enable	
D1 – D4	DATAIN	
Y1 – Y4	DATAOUT	
Vcc	Power	
GND	Ground	

2984 thl 01

2984 tbl 02

## TRUTH TABLE(3)

Mode	cs	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L	Н	DATAOUT	Active
Write <sup>(1)</sup>	L	L	DATAIN	Active
Write <sup>(2)</sup>	L	L	High-Z	Active

#### NOTES:

1. For IDT71681 only.

2. For IDT71682 only.

3. H = VIH, L = VIL, X = don't care.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
ТА	Operating Temperature	0 to +70	-55 to +125	Ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	Ç
Рт .	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

2984 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	рF

#### NOTE:

2984 tbi 04

 This parameter is determined by device characterization, but is not production tested.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	<b>V</b>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

	Grade	Ambient Temperature	GND	Vcc
ĺ	Military	-55°C to +125°C	OV	5V ± 10%
	Commercial	0°C to +70°C	ov	5V ± 10%

2984 tbl 06

## **DATA RETENTION CHARACTERISTICS**

(LA Version Only: VLC = 0.2V, VHC = VCC - 0.2V)


					IDT71681/2LA		
Symbol	Parameter	Test Co	ondition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention			2.0	_	_	٧
ICCDR	Data Retention Current	<del>CS</del> ≥ Vнc	MIL.	_	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	100 <sup>(2)</sup> 150 <sup>(3)</sup>	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	μА
tCDR <sup>(5)</sup>	Chip Deselect to Data Retention Time			. 0	_	_	ns
tR <sup>(5)</sup>	Operation Recovery Time	]		tRC <sup>(4)</sup>	_	_	ns

#### NOTES:

- 1. TA = +25°C.
- 2. At Vcc = 2V
- 4. tRc = Read Cycle Time.
- 5. This parameter is guaranteed by device characterization, but is not production tested.

#### 3. At Vcc = 3V

#### LOW Vcc DATA RETENTION WAVEFORM



#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT71681/2S			ID.			
Symbol	Parameter	Test Condition Mi		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	1 1	10 5	_	_	5 2	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	MIL. COM'L.			10 5		_	5 2	μА
Vol	Output Low Voltage	IOL = 10mA, VCC = Min.			_	0.5	_	_	0.5	٧
		IOL = 8mA, VCC = Min.		_	_	0.4	_		0.4	
Vон	Output High Voltage	IOL = -4mA, VCC = Min.		2.4		_	2.4	_	_	٧

2984 tbl 08

NOTE:

<sup>2984</sup> tbl 05 1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

## DC ELECTRICAL CHARACTERISTICS(1,7)

 $(Vcc = 5.0V \pm 10\%, VLc = 0.2V, VHc = Vcc - 0.2V)$ 

				1682x10 <sup>(5)</sup> 710		1x12 <sup>(4)</sup> 2x12 <sup>(4)</sup>	71681x15 71682x15		71681x20 71682x20		7168 7168		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	SA	120	L	110	120	110	120	90	100	90	100	mA
	CS ≤ VIL, Outputs Open, Vcc = Max., f = 0 <sup>(3)</sup>	LA		1	_	-	_	-	70	80	70	80	
ICC2	Dynamic Operating Current CS ≤ VIL, Outputs	SA	175	1	165	175	145	165	120	120	110	120	mA
	Open, Vcc = Max., f = fMax <sup>(3)</sup>	LA		#	_	_	_	-	100	110	90	100	
IsB	Standby Power SupplyCurrent (TTL Level) \(\overline{\text{CS}} \ge \text{VIH.}	SA	65	l .	65	65	55	65	45	55	35	45	mA
	Vcc = Max., Outputs Open, f = fMax <sup>(3)</sup>	LA		J	_	ı	-	ı	30	35	25	30	
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	20	1	20	20	20	20	20	20	3	10	mA
	$\overline{\text{CS}} \ge \text{VHC}$ , $\text{VCC} = \text{Max.}$ , $\text{VIN} \ge \text{VHC}$ or $\text{VIN} \le \text{VLC}$ , $\text{f} = 0^{(3)}$	LA	_	_	_	_	_	-	0.5	5	0.5	0.3	

## DC ELECTRICAL CHARACTERISTICS (Continued)<sup>(1,7)</sup>

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

				71681x35 71682x35		71681x45 71682x45		x55 <sup>(6)</sup>	71681 71682		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc1	Operating Power Supply Current $\overline{CS} \le V_{IL}$ , Outputs Open, $Vcc = Max., f = 0^{(3)}$	SA	90	100	90	100		100	_	100	mA
		LA	70	80	70	80	_	80	_	80	
ICC2	Dynamic Operating Current	SA	100	110	100	110	_	110	_	110	mA
	CS ≤ VIL, Outputs Open, Vcc = Max., f = fмax <sup>(3)</sup>	LA	80	90	70	80	_	80	_	80	
IsB	Standby Power Supply Current (TTL Level)	SA	30	35	30	35	_	35	_	35	mA
	Outputs Open, f = fMax.	LA	20	25	20	25		20		20	
ISB1	Full Standby Power Supply Current (CMOS Level)	SA	3	10	3	10	_	10	_	10	mA
	$\overline{CS} \ge VHC, VCC = Max.,$ $VIN \ge VHC \text{ or } VIN \le VLC, f = 0^{(3)}$	LA	0.5	0.3	0.5	0.3		0.3		0.3	

#### NOTES

- 1. All values are maximum guaranteed values.
- 2. Also available 85 and 100ns military devices.
- 3. fMAX = 1/tRC, only address inputs are cycling at fMAX. f = 0 means no address inputs are changing.
- 4. Military values for 12ns device are preliminary only.
- 5. 0°C to +70°C temperature range only.
- 6. -55°C to +125°C temperature range only.
- 7. "x" in part numbers indicates power rating (SA or LA).

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2984 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tchz, twhz, and tow)

\*Includes scope and jig capacitances

#### AC ELECTRICAL CHARACTERISTICS<sup>(4)</sup> (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71681x10 <sup>(1)</sup> 71682x10 <sup>(1)</sup>		71681x12 71682x12		71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
trc	Read Cycle Time	10		12		15	_	20	_	25	-	ns
taa	Address Access Time	<b>—</b> §	10	_	12	_	15	_	20	_	25	ns
tacs	Chip Select Access Time	_ <u>*</u>	10		12	<u> </u>	15		20		25	ns
tон	Output Hold from Address Change	3	-	3	_	3	_	3	_	3	_	ns
tclz	Chip Select to Output in Low-Z <sup>(3)</sup>	3	_	3	_	5	_	5	_	5	_	ns
tchz	Chip Select to Output in High-Z <sup>(3)</sup>		6		7		7		9	_	10	ns
tpu	Chip Select to Power Up Time <sup>(3)</sup>	0	_	0		0	_	0	_	0	_	ns
<b>t</b> PD	Chip Select to Power Down Time <sup>(3)</sup>	-8.	10	_	10		15	_	20	_	25	ns


## AC ELECTRICAL CHARACTERISTICS<sup>(4)</sup> (Continued) ( $Vcc = 5.0V \pm 10\%$ , All Temperature Ranges)

		71681x35 71682x35		71681x45 71682x45		71681x55 <sup>(2)</sup> 71682x55 <sup>(2)</sup>		71681x70 <sup>(2)</sup> 71682x70 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
trc	Read Cycle Time	35	_	45	_	55	_	70	_	ns
taa	Address Access Time	_	35	_	45		55	_	70	ns
tacs	Chip Select Access Time	Τ-	35	_	45	_	55	_	70	ns
tон	Output Hold from Address Change	3	_	3		3		3	_	ns
tclz	Chip Select to Output in Low-Z <sup>(3)</sup>	5		5	_	5	_	5	_	ns
tcHZ	Chip Select to Output in High-Z <sup>(3)</sup>	T-	15	_	20		25	_	30	ns
<b>t</b> PU	Chip Select to Power-Up Time <sup>(3)</sup>	0		0	_	0	_	0	_	ns
tPD	Chip Select to Power-Down Time <sup>(3)</sup>	-	35	_	40		50	_	60	ns


- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
- 4. "x" in part numbers indicates power rating (SA or LA).



## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>



- WE is HIGH for read cycle, WE ≥ VIH.
- 2. Device is continuously selected, CS ≤ V<sub>IL</sub>.
  3. Address valid prior to or coincident with CS transition LOW.
- 4. Transition is measured ±200mV from steady state.
- 5. All read cycle timings are referenced from the last valid address to the first transmitting address.

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7168 7168	71681x10 <sup>(1)</sup> 71682x10 <sup>(1)</sup>		71681x12 71682x12		71681x15 71682x15		1x20 2x20	71681x25 71682x25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle											
twc	Write Cycle Time	10	-	12	_	15		20	_	20	_	ns
tcw	Chip Select to End of Write	10	_	10		15		20	_	20	<u> </u>	ns
taw	Address Valid to End of Write	10		10	_	15	_	20	-	20	_	ns
tas	Address Set-up Time	0		0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	10	-	10	-	15		20	_	20		ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	7 ፟	····	8	_	9		10	_	10	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0	_	ns
tiY	Data Valid to Output Valid (71681 only) <sup>(3)</sup>	-	10	_	12	_	15		20	_	25	ns
twy	Write Enable to Output Valid (71681 only) <sup>(3)</sup>		10		12	_	15		20	_	25	ns
twnz	Write Enable to Output in High-Z (71682 only) <sup>(3)</sup>	-	4		5		6	_	7	_	7	ns
tow	Output Active from End of Write (71682 only) <sup>(3)</sup>	0		0	_	0	_	0	_	0	_	ns

#### AC ELECTRICAL CHARACTERISTICS (Continued) (Vcc = 5.0V ± 10%, All Temperature Ranges)


		71681x35 71682x35		71681x45 71682x45		71681x55 <sup>(2)</sup> 71682x55 <sup>(2)</sup>		71681x70 <sup>(2)</sup> 71682x70 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle										
twc	Write Cycle Time	30	— ·	40	-	50		60	_	ns
tcw	Chip Select to End of Write	25	_	35	_	50	_	60	_	ns
taw	Address Valid to End of Write	25		35	_	50	_	60	—	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
twp	Write Pulse Width	25	_	30	_	35		40	_	ns
twn	Write Recovery Time	0	-	0	-	0	_	0	_	ns
tow	Data Valid to End of Write	15	_	20	_	20	_	25	_	ns
tDH	Data Hold Time	3	_	3	_	3	_	3	-	ns
tıY	Data Valid to Output Valid (71681 only)(3)	_	30	_	35		35	_	40	ns
twy	Write Enable to Output Valid (71681 only) <sup>(3)</sup>	_	30	_	35	_	35		40	ns
twnz	Write Enable to Output in High-Z (71682 only) <sup>(3)</sup>	_	13	_	20		25	_	30	ns
tow	Output Active from End of Write (71682 only) <sup>(3)</sup>	0	_	0	_	0	_	0	_	ns

#### NOTES:


- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.

  4. "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1,7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1,6)



- 1. WE or CS must be HIGH during all address transitions.
- 2. If the CS goesHIGH simultaneously with WE HIGH, the outputs remain in a high-impedance state.
- 3. Transition is measured ±200mV from steady state.
- 4. For IDT71681 only.
- 5. For IDT71682 only.
- 6. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 7. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 8. All write cycle timings are referenced from the last valid address to the first transitioning address.

# 5

#### ORDERING INFORMATION



2984 drw 11



### CMOS STATIC RAM 16K (2K X 8 BIT)

IDT6116SA IDT6116LA

#### **FEATURES:**

- · High-speed access and chip select times
  - Military: 20/25/35/45/55/70/90/120/150ns (max.)
  - Commercial: 15/20/25/35/45ns (max.)
- · Low-power consumption
- · Battery backup operation
  - 2V data retention voltage (LA version only)
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- · Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in standard 24-pin DIP, 24-pin Thin Dip and Plastic DIP, 28- and 32-pin LCC, 24-pin SOIC, 24-lead CERPACK and 24-pin SOJ
- · Military product compliant to MIL-STD-833, Class B

#### **DESCRIPTION:**

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.


Access times as fast as 15ns are available. The circuit also offers a reduced power standby mode. When  $\overline{\text{CS}}$  goes HIGH, the circuit will automatically go to, and remain in, a standby power mode, as long as  $\overline{\text{CS}}$  remains HIGH. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only  $1\mu\text{W}$  to  $4\mu\text{W}$  operating off a 2V battery.

All inputs and outputs of the IDT6116SA/LA are TTL-compatible. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP, 28- and 32-pin leadless chip carriers, 24-lead CERPACK, and a 24-lead gull-wing SOIC, providing high board-level packing densities.

Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is aregistered trademark of Integrated Device Technology, Inc.

**AUGUST 1992** 


#### **PIN CONFIGURATIONS**



DIP/SOIC/CERPACK/SOJ TOP VIEW



28-PIN LCC TOP VIEW



32-PIN LCC TOP VIEW

#### **PIN NAMES**

A0- A10	Address	WE	Write Enable
1/00 - 1/07	Data Input/Output	ŌĒ	Output Enable
<u>cs</u>	Chip Select	GND	Ground
Vcc	Power		

2954 tbl 01

### **CAPACITANCE** (TA = +25°C, F = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
COUT	Output Capacitance	VOUT = 0V	8_	рF

NOTE: 2954 tbl

 This parameter is determined by device characterization, but is not production tested.

### ABSOLUTE MAXIMUM RATINGS (1)

Rating	Commercial	Military	Unit
Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	٧
Operating Temperature	0 to + 70	-55 to +125	°C
Temperature Under Bias	–55 to + 125	–65 to +135	°C
Storage Temperature	-55 to + 125	-65 to +150	°C
Power Dissipation	1.0	1.0	w
DC Output Current	50	50	mΑ
	Terminal Voltage with Respect to GND Operating Temperature Temperature Under Bias Storage Temperature Power Dissipation	Terminal Voltage with Respect to GND Operating Temperature Under Bias Storage Temperature  -55 to + 125 Power Dissipation  -0.5 to + 7.0  0 to + 70  -55 to + 125  1.0	Terminal Voltage with Respect to GND

NOTE

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc +0.5V.



### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	οV	5.0V ± 10%

#### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5 <sup>(2)</sup>	٧
GND	Supply Ground	0	0	0	٧
VIH	Input High Voltage	2.2	3.5	VCC +0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	>

NOTE:

2954 tbl 05 1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

2. Vin must not exceed Vcc +0.5V.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				DT61	16SA	IDT6	116LA		
Symbol	Parameter		Min.	Max.	Min.	Max.	Unit		
			MIL.	_	10	_	10		
[ILI]	Input Leakage Current	VCC = Max., VIN = GND to VCC	COM'L.		5	_	2	μΑ	
		VCC = Max.	MIL.	_	10	_	5		
ILO	Output Leakage Current	CS = VIH, VOUT = GND to VCC	COM'L.	l —	5	_	2	μА	
VOL	Output Low Voltage	IOL = 8mA, VCC = Min.		_	0.4	-	0.4	V	
Voh	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	V	

2954 tbl 06

### DC ELECTRICAL CHARACTERISTICS (1)

 $Vcc = 5.0V \pm 10\%$ , VLc = 0.2V, VHc = Vcc - 0.2V

				6116SA15 <sup>(2)</sup> 6116LA15 <sup>(2)</sup>		SA20 LA20		SA25 LA25	6116 6116		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS ≤ VIL,	SA	105	_	105	130	80	90	80	90	mA
,	Outputs Open, VCC = Max., f = 0	LA	95		95	120	75	85	75	85	
ICC2	Dynamic Operating Current, CS ≤ VIL,	SA	150	_	130	150	120	135	100	115	mA
	VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	140	_	120	140	110	125	95	105	
ISB	Standby Power Supply Current (TTL Level)	SA	40	_	40	50	40	45	25	35	mA
}	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	35		35	45	35	40	25	30	
ISB1	Full Standby Power Supply Current	SA	2	_	2	10	2	10	2	10	mA
	(CMOS Level), $\overline{CS} \ge VHC$ , VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0	LA	0.1	<del>-</del>	0.1	0.9	0.1	0.9	0.1	0.9	

#### NOTES:

1. All values are maximum guaranteed values.

- 2. 0°C to + 70°C temperature range only.
- 3. -55°C to + 125°C temperature range only.
- 4. fMAX = 1/tRC, only address inputs are cycling at fMAX, f = 0 means address inputs are not changing.

### DC ELECTRICAL CHARACTERISTICS (1) (Continued)

 $VCC = 5.0V \pm 10\%$ , VLC = 0.2V, VHC = VCC - 0.2V

			6116SA45 6116LA45			6116SA55 <sup>(3)</sup> 6116LA55 <sup>(3)</sup>		6116SA70 <sup>(3)</sup> 6116LA70 <sup>(3)</sup>		A90 <sup>(3)</sup>	6116SA120 <sup>(3)</sup> 6116LA120 <sup>(3)</sup>		6116SA150 <sup>(3)</sup> 6116LA150 <sup>(3)</sup>		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc1	Operating Power Supply Current, CS ≤ ViL,	SA	80	90	_	90	_	90	_	90	_	90	_	90	mA
	Outputs Open, Vcc = Max., f = 0	LA	75	85	_	85		85	-	85	-	85	-	85	
ICC2	Dynamic Operating Current, CS ≤ VIL,	SA	100	100	_	100	_	100	_	100	_	100	_	90	mA
	VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	90	95		90		90	_	85	_	85		85	
IsB	Standby Power Supply Current (TTL Level)	SA	25	25	_	25	_	25	_	25		25	_	25	mA
	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX <sup>(4)</sup>	LA	20	20		20		20	_	25	-	15	_	15	
ISB1	Full Standby Power Supply Current	SA	2	10	-	10		10	_	10	_	10	_	10	mA
	(CMOS Level), $\overline{CS} \ge V$ HC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0	LA	0.1	0.9	_	0.9	_	0.9	_	0.9		0.9		0.9	

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. 0°C to + 70°C temperature range only.
- 3. -55°C to + 125°C temperature range only.
- 4.  $f_{MAX} = 1/t_{RC}$ , only address inouts are toggling at  $f_{MAX}$ , f = 0 means address inputs are not changing.

#### 2954 tbl 08




# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (LA VERSION ONLY) VLC = 0.2V, VHC = VCC - 0.2V

					1 '	Typ. <sup>(1)</sup> VCC @		Max. VCC @		
Symbol	Parameter	Test Conditions		Min.	2.0V	3.0V	2.0V	3.0V	Unit	
VDR	VCC for Data Retention		2.0	l —		-		V		
ICCDR	Data Retention Current		MIL.		0.5	1.5	200	300	μА	
		CS ≥ VHC	COM'L.	_	0.5	1.5	20	30		
tCDR <sup>(3)</sup>	Data Deselect to Data Retention Time	VIN ≥ VHC or ≤	VLC	_	0	<del>-</del>	_	_	ns	
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC(2)	-		_	_	ns	
!L	Input Leakage Current			_	—		2	2	μА	

- **NOTES:**1. TA = + 25°C
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2954 tbl 10





Figure 1. AC Test Load



2954 drw 06
Figure 2. AC Test Load
(for toLz, tcLz, toHz,
twHz, tcHz & tow)

\*Including scope and jig.

## 5

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

		6116 6116	SA15 <sup>(1)</sup> LA15 <sup>(1)</sup>	1	6SA20 6LA20	1	SA25 LA25		SA35 LA35	
Symbol	ParameterMin.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ C	YCLE									
tRC	Read Cycle Time	15	_	20		25	_	35	_	ns
tAA	Address Access Time	I	15		19		25		35	ns
tACS	Chip Select Access Time	_	15	·—	20	_	25	_	35	ns
tCLZ	Chip Select to Output in Low-Z <sup>(3)</sup>	5	_	5	_	5		5		ns
tOE	Output Enable to Output Valid	_	10	_	10	_	13		20	ns
tOLZ	Output Enable to Output in Low-Z <sup>(3)</sup>	0	_	0	_	5	_	5	_	ns
tCHZ	Chip Deselect to Output in High-Z <sup>(3)</sup>		10	_	11		12	_	15	ns
tOHZ	Output Disable to Output in High-Z <sup>(3)</sup>	_	- 8	_	8	_	10	_	13	ns
tOH	Output Hold from Address Change	5		5	_	5	_	5	_	ns
tPU	Chip Select to Power-Up Time <sup>(3)</sup>	0	_	.0	_	0		0	_	ns
tPD	Chip Deselect to Power- Down Time <sup>(3)</sup>		15	_	20	_	25	_	35	ns

2954 tbl 11


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges) (Continued)

		6116SA45 6116LA45		1	6116SA55 <sup>(2)</sup> 6116LA55 <sup>(2)</sup>				A90 <sup>(2)</sup> A90 <sup>(2)</sup>	6116SA120 <sup>(2)</sup> 6116LA120 <sup>(2)</sup>				1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ C	YCLE													
trc	Read Cycle Time	45		55	_	70	_	90		120	_	150	_	ns
taa	Address Access Time	_	45	-	55	_	70	_	90	_	120	_	150	ns
tacs	Chip Select Access Time	_	45	_	50	_	65		90		120	_	150	ns
tcLZ	Chip Select to Output in Low-Z <sup>(3)</sup>	5	_	5	_	5	_	5	_	5		5	_	ns
toe	Output Enable to Output Valid	_	25	-	40		50	_	60		80	-	100	ns
tolz	Output Enable to Output in Low-Z <sup>(3)</sup>	5	_	5	_	5	-	5	_	5	-	5	_	ns
tcHZ	Chip Deselect to Output in High-Z <sup>(3)</sup>	_	20	_	30	_	35	_	40		40	_	40	ns
tonz	Output Disable to Output in High-Z <sup>(3)</sup>		15	_	30	_	35	_	40	_	40	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	_	5	_	ns


#### NOTES:

- 1. 0°C to + 70°C temperature range only.
- 2. -55°C to + 125°C temperature range only.
- 3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 3)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




#### NOTE:

- 1. WE is HIGH for read cycle, WE ≥ VIH.
- 2. Device is continously selected, CS ≤ VIL.
- Address valid prior to or coincident with CS transition LOW.
   Output enable is continuously active, OE ≤ V<sub>IL</sub>.
- 5. Transition is measured ±500mV from steady state.

2954 drw 08

## TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)



#### NOTE:

- 1. WE is HIGH for read cycle, WE ≥ VIH
- 2. Device is continously selected, CS ≤ VIL.
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE ≤ VIL
- 5. Transition is measured ±500mV from steady state.

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

		6116S 6116L			6SA20 6LA20	6116SA25 6116LA25		6116SA35 6116LA35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	CYCLE									
twc	Write Cycle Time	15	_	20	_	25		35	_	ns
tcw	Chip Select to End-of- Write	13		15	_	17	_	25	_	ns
taw	Address Valid to End- of-Write	14	_	15	_	17	_	25		ns
tas	Address Set-up Time	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	12		12	<b>—</b> .	15	_	20	l –	ns
twn	Write Recovery Time	0	_	0		0	_	0	_	ns
twHZ	Write to Output in High-Z <sup>(3)</sup>	_	7	_	8	_	16	_	20	ns
tow	Data to Write Time Overlap	12	_	12		13	_	15	-	ns
tDH	Data Hold from Write Time <sup>(4)</sup>	0		0	_	0	_	0	_	ns
tow	Output Active from End-of-Write (3,4)	0	_	0		0	_	0		ns

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ± 10%, All Temperature Ranges)

			SA45 SLA45		A55 <sup>(2)</sup>	6116S 6116L	A70 <sup>(2)</sup> A70 <sup>(2)</sup>	I I		6116SA120 <sup>(2)</sup> 6116LA120 <sup>(2)</sup>				1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	WRITE CYCLE									•				
twc	Write Cycle Time	45	_	55		70	-	90		120		150		ns
tcw	Chip Select to End of Write	30	_	40	_	40	-	55	_	70	_	90	-	ns
taw	Address Valid to End of Write	30	_	45		65	-	80	_	105	_	120	_	ns
tas	Address Set-up Time	0		5	_	15		15	_	20	_	20		ns
twp	Write Pulse Width	25	_	40		40	_	55		70	_	90	_	ns
twn	Write Recovery Time	0	_	5	_	5		5	_	5	_	10		ns
twnz	Write to Output in High-Z <sup>(3)</sup>	-	25		30	_	35	_	40	-	40	_	40	ns
tDW	Data to Write Time Overlap	20	_	25	_	30	_	30	_	35	_	40	-	ns
<b>t</b> DH	Data Hold from Write Time <sup>(4)</sup>	0		5	_	5	_	5	_	5	_	10		ns
tow	Output Active from End of Write (3,4)	0		0		0	-	0	_	0	_	0	_	ns

#### NOTES:


1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

3. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.

4. The specification for ton must be met by the device supplying write data to the RAM under all operation conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 5, 7)}$




#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.

  3. tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- During this period, the I/O pins are in the output state and the input signals must not be applied.
   If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±500mV from steady state.
- 7. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/ O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified twp.

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CS CONTROLLED TIMING) (1, 2, 3, 5, 7)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle. 4. During this period, the I/O pins are in the output state and the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- Transition is measured ±500mV from steady state.

  Description:

  To Descri O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tow.

### TRUTH TABLE(1)

Mode	CS	ŌĒ	WE	I/O
Standby	Н	X	Х	High-Z
Read	L	L	Н	DATAOUT
Read	L	Н	Н	High-Z
Write	L.	Х	L	DATAIN


NOTE:

2954 tbl 15

1. H = VIH, L = VIL, X = Don't Care.

# 5

#### ORDERING INFORMATION



.

.

.

.

.

.

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAW PRODUCTS
64K SRAM PRODUCTS
256/288K SRAW PRODUCTS
1M SRAW PRODUCTS
3.3V SRAM PRODUCTS

SPECIALTY SRAM PRODUCTS



# state- are offered in commercial speeds as fast as 8ns, but are not available in military versions. The 64K family is offered in a est in wide variety of speeds and packages.

At the 64K density, IDT SRAMs are not only built with state-of-the-art CMOS technology, but BiCMOS technology as well. Consequently, IDT's 64K SRAMs are amongst the fastest in the world.

The 64K CMOS parts offer unmatched capabilities in terms of standby power consumption in its low power versions, while preserving the fast speed attributes typical of IDT SRAMs. Commercial parts are available in speeds as fast as 15ns, while military devices are as fast as 20ns. The BiCMOS parts

The low power consumption characteristics of the "L" power versions makes them ideal for portable instruments and notebook computers, while the "S" power fast CMOS and BiCMOS parts are well suited for high-performance worksta-

tions, PCs, communications, and industrial applications.

	1			Part			Speeds
Size	Org.	Features	Process	Number	Power	Commercial	Military
64K	64K x 1		CMOS	7187	S/L	15,20,25,35	25,35,45,55,70,85
	16K x 4		CMOS	7188	S/L	15,20,25,35	20,25,35,45,55,70,85
	16K x 4	ŀ	BiCMOS	71B88	S	8,10,12	N/A
	16K x 4	OE	CMOS	6198	S/L	15,20,25,35	20,25,35,45,55,70,85
	16K x 4	OE	BiCMOS	61B98	S	8,10,12	N/A
	16K x 4	OE, CS2	CMOS	7198	S/L	15,20,25,35	20,25,35,45,55,70,85
	16K x 4	Sep I/O	CMOS	71981	S/L	15,20,25,35	20,25,35,45,55,70,85
	16K x 4	Sep I/O	CMOS	71982	S/L	15,20,25,35	20,25,35,45,55,70,85
	8K x 8		CMOS	7164	S/L	15,20,25,35	20,25,35,45,55,70,85
	8K x 8		BICMOS	71B64	S	8,10,12	N/A

**64K SRAM PRODUCTS** 

3

### 6

## **TABLE OF CONTENTS**

		PAGE
64K SRAM PR	ODUCTS	
DT7187	64K x 1 CMOS	6.1
DT7188	16K x 4 CMOS	6.2
DT71B88	16K x 4 BiCMOS	6.3
DT6198	16K x 4 CMOS with Output Enable	6.4
DT61B98	16K x 4 BiCMOS with Output Enable	6.5
DT7198	16K x 4 CMOS with Output Enable and CS2	6.6
DT71981	16K x 4 CMOS with Separate Input/Output	6.7
DT71982	16K x 4 CMOS with Separate Input/Output	6.7
DT7164	8K x 8 CMOS	6.8
DT71B64	8K x 8 BiCMOS	6.9



### CMOS STATIC RAM 64K (64K x 1-BIT)

**IDT7187S** IDT7187L

#### **FEATURES:**

- High speed (equal access and cycle time)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- Battery backup operation—2V data retention (L version
- JEDEC standard high-density 22-pin plastic and ceramic DIP, 24-pin plastic SOIC, 22-pin and 28-pin leadless chip carrier and 24-pin CERPACK
- · Produced with advanced CMOS high-performance technology
- Separate data input and output
- · Input and output directly TTL-compatible
- · Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:


The IDT7187 is a 65,536-bit high-speed static RAM organized as 64K x 1. It is fabricated using IDT's highperformance, high-reliability CMOS technology. Access times as fast as 15ns are available.

Both the standard (S) and low-power (L) versions of the IDT7187 provide two standby modes-ISB and ISB1. ISB provides low-power operation; ISB1 provides ultra-low-power operation. The low-power (L) version also provides the capability for data retention using battery backup. When using a 2V battery, the circuit typically consumes only 30µW.

Ease of system design is achieved by the IDT7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil plastic or ceramic DIP, 24-pin plastic SOIC (Gull-Wing and J-Bend), 22- and 28-pin leadless chip carriers, or 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

#### **PIN CONFIGURATIONS**








#### ☐ Vcc Ao □ A1 [ ☐ A15 23 A2 [ 22 ☐ A14 21 🗀 A13 Аз 🗌 A4 🗆 5 20 ☐ A12 SO24-2 A5 🗆 6 19 🗆 NC NC [7 18 🗀 A11 SO24-4 17 A6 🗆 8 ☐ A10 A7 🗆 9 16 □ A9 DATAOUT C 10 WE C 11 □ A8 15 14 ☐ DATAIN 13 🗖 CS GND [ 12 2986 drw 03 SOIC/SOJ

**TOP VIEW** 




#### PIN DESCRIPTIONS

Name	Description
A0-A15	Address Inputs
CS	Chip Select
WE	Write Enable
VCC	Power
DATAIN	Data Input
DATAout	Data Output
GND	Ground
	20

TRUTH TABLE(1)

Mode	CS	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L.	Н	Douт	Active
Write	L	L	High-Z	Active
TES:				2986

1. H = VIH, L = VIL, X = don't care.



**TOP VIEW** 

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
ТА	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
TSTG	Storage Temperature	-55 to +125	-65 to +150	ô
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	8	pF	
COUT	Output Capacitance	VOUT = 0V	8	pF	

1. This parameter is determined by device characterization, but is not production tested.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧
NOTE:				20	10 C +b   0 E

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Military	-55°C to +125°C	OV	5V ± 10%
Commercial	0°C to +70°C	οv	5V ± 10%

2986 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%)$ 

	_			IDT7187S		IDT7		
Symbol	Parameter	Test Condition	[	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage Current	VCC = Max., VIN = GND to VCC	MIL. COM'L.	_	10 5		5 2	μА
ILO	Output Leakage Current	VCC = Max., $\overline{CS}$ = VIH, VOUT = GND to VCC	MIL. COM'L.	_	10 5	_	5 2	μА
VOL	Output Low Voltage	IOL = 10mA, VCC = Min. IOL = 8mA, VCC = Min.			0.5 0.4		0.5 0.4	V
Vон	Output High Voltage	IOL = -4mA, VCC = Min.		2.4	_	2.4	_	٧

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

			7187	S15 <sup>(3)</sup>	ı	7S20 7L20		7S25 7L25		7S35 7L35	1		71875 7187L				
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil. <sup>(3)</sup>	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
loc1	Operating Power Supply Current	S	100	_	90	105	90	105	90	105	_	105	_	105	_	105	mA
	$\overline{CS} = V_{IL}$ , Outputs Open $Vcc = Max.$ , $f = 0^{(2)}$	Ĺ	-	1	70	85	70	85	70	85		85	1	85	-	85	
lcc2	Dynamic Operating Current	S	140	_	130	140	120	130	110	120		120	_	120		120	mA
	$\overline{CS}$ = ViL, Outputs Open Vcc = Max., f = fMax <sup>(2)</sup>	L	_	_	110	120	100	110	90	100	_	95	_	90	_	90	
Isa	Standby Power Supply Current (TTL Level)	S	60	_	55	65	50	55	45	50		50		50	_	50	mA
	CS ≥ VIH, Vcc = Max., Outputs Open, f = fмax <sup>(2)</sup>	L	-		40	60	35	50	30	40		35	_	30/28	_	28	
ls <sub>B1</sub>	Full Standby Power Supply Current (CMOS	S	20	-	15	20	15	20	15	20	_	20	1	20		20	mA
	Level) $\overline{CS} \ge VHC$ , $VCC=Max.$ , $VIN \ge VHC$ or $VIN \le VLC$ , $f=0^{(2)}$	L	1		0.3	1.5	0.3	1.5	0.3	1.5	_	1.5		1.5	ı	1.5	

#### NOTES:

2986 tbl 06

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/thc, f = 0 means no input lines change.
- 3. These specs are preliminary.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VHC = VCC - 0.2V, VLC = 0.2V

						p. <sup>(1)</sup> cc @	M Vc		
Symbol	Parameter	Test Cond	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention			2.0	_		_		٧
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS ≥ VHC Vin ≥ VHC o	r ≤ VLC	0		_		_	ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>	_		_		ns
lu  <sup>(3)</sup>	Input Leakage Current	]		_			2	2	μА

#### NOTES:

- 1. TA = +25°C.
- 2. tac = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

#### LOW Vcc DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2986 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for thz, tLz, twz and tow)

\*Includes scope and jig capacitances


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			15 <sup>(1)</sup> /20 7L20		7S25 7L25	7187S3 7187L3			S55 <sup>(2)</sup> L55 <sup>(2)</sup>	71879 71871			S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle														
tRC	Read Cycle Time	15/20	_	25		35/45		55	_	70	_	85	_	ns
tAA	Address Access Time	_	15/20	_	25	_	35/45	_	55	_	70		85	ns
tacs	Chip Select Access Time	_	15/20	_	25	_	35/45	_	55	_	70	_	85	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5		5		ns
tLZ	Output Selection to Output in Low-Z(3)	5		5	_	5		5	_	5	-	5	—	ns
tHZ	Chip Deselect to Output in High-Z <sup>(3)</sup>	_	6		12	-	17/20		30	_	30	_	40	ns
tpu	Chip Select to Power-Up Time <sup>(3)</sup>	0	_	0	_	0	_	0	_	0		0	_	ns
tPD	Chip Deselect to Power-Down Time <sup>(3)</sup>	_	15/20	_	20	_	30/35		35	_	35	_	40	ns


#### NOTES:

- 0° to +70°C temperature range only.
   -55°C to +125°C temperature range only.
- 3. This parameter guaranteed but not tested.

# TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$



## TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$



#### NOTES:

- 1. WE is HIGH for read cycle.
- 2. CS is LOW for READ cycle.
- Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.

  Transition is measured ±200mV from steady state voltage with specified loading in Figure 2.
- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			15 <sup>(1)</sup> /20 7L20		7S25 7L25	7187S 7187L	35/45 <sup>(2)</sup> 35/45 <sup>(2)</sup>	7187 7187	S55 <sup>(2)</sup> L55 <sup>(2)</sup>	71879 7187	570 <sup>(2)</sup> L70 <sup>(2)</sup>	7187 7187	S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	Write Cycle													
twc	Write Cycle Time	12/15		25	_	35/45	_	55	_	70	_	85	_	ns
tcw	Chip Select to End-of-Write	12/15	-	20	_	25/40		50	_	55	_	65	_	ns
taw	Address Valid to End-of-Write	12/15	_	20	_	25/40	_	50		55	_	65	_	ns
tas	Address Set-up Time	0	_	0		0	_	0		0	_	0	_	ns
twp	Write Pulse Width	12/15	_	20	_	20/25	_	35	_	40	_	45		ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0		0	_	ns
tow	Data Valid to End-of-Write	8/10	_	15	_	15/25	_	25	_	30		35	_	ns
tDH	Data Hold Time	0	_	5	_	5		5		5	_	5	_	ns
twz	Write Enable to Output in High-Z <sup>(3)</sup>	_	6/8	1	12		15/30		30		30	_	40	ns
tow	Output Active from End-of-Write <sup>(3)</sup>	0	_	0		0	_	0	_	0	_	0	_	ns

#### MOTES

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1,2,3,4)}$




#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap (twr) of a LOW CS and a LOW WE.
   twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with or after the  $\overline{\text{WE}}$  low transition, the outputs remain in the high-impedance state.
- 5. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

6


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,2,4)}$



#### NOTES:

- WE or CS must be HIGH during all address transitions.
   A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with or after the  $\overline{\text{WE}}$  low transition, the outputs remain in the high-impedance state.
- 5. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

#### ORDERING INFORMATION





### CMOS STATIC RAM 64K (16K x 4-BIT)

IDT7188S IDT7188L

#### **FEATURES:**

- · High-speed (equal access and cycle times)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- Battery backup operation 2V data retention (L version only)
- Available in high-density industry standard 22-pin, 300 mil ceramic and plastic DIP, 24-pin SOJ and CERPACK
- Produced with advanced CMOS technology
- Inputs/outputs TTL-compatible
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7188 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology — CMOS. This state-


of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

Access times as fast as 15ns are available. The IDT7188 offers a reduced power standby mode, ISB1, which is activated when  $\overline{\text{CS}}$  goes high. This capability significantly decreases power while enhancing system reliability. The low-power version (L) version also offers a battery backup data retention capability where the circuit typically consumes only  $30\mu\text{W}$  operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5V supply. The IDT7188 is packaged in 22-pin, 300 mil ceramic and plastic DIPs, 24-pin SOJs and CERPACKs, providing excellent board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

6.2

#### PIN CONFIGURATIONS





CERPACK/SOJ TOP VIEW

#### PIN DESCRIPTIONS

Name	Description	
A0-A13	Address Inputs	
CS	Chip Select	
WE	Write Enable	
I/O0-3	Data Input/Output	
Vcc	Power	
GND	Ground	

2989 tbl 01

2989 tbl 02

### TRUTH TABLE(1)

Mode	CS	WE	1/0	Power
Standby	Н	. X	High Z	Standby
Read	L	Н	Dout	Active
Write	L	L	Din	Active

NOTE:

1. H = VIH, L = VIL, X = don't care.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz, Vcc = 0v))

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	рF
Соит	Output Capacitance	Vout = 0V	6	pF

#### NOTE:

 This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5V ± 10%
Commercial	0°C to +70°C	ΟV	5V ± 10%

2989 tbl 06

### 6

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

_				IDT7	188S	IDT7	188L	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.		10 5		5 2	μА
lto	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА
Vol	Output Low Voltage	IOL = 10mA, Vcc = Min.			0.5	_	0.5	٧
		IOL = 8mA, VCC = Min.			0.4		0.4	1
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4		V

2989 tbl 07

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

( $\sqrt{CC} = 2$	JV 1 10 /8, VLC = 0.2 V, V	nc = vc	,0 - 0.	<u> </u>													
			7188 7188			8S20 8L20		3S25 3L25		8S35 8L35			71885 7188L				
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	S	100	ı	100	105	100	105	100	105	-	105	_	105	_	105	mA
	CS = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	L	75	1	70	80	70	80	70	80	_	80		80	_	80	
ICC2	Dynamic Operating Current	S	135	_	125	160	125	155	125	140	_	140	_	140	_	140	mA
ļ	CS = VIL, Outputs Open Vcc = Max., f = fMax <sup>(2)</sup>	L	125	_	115	130	105	120	105	115	_	110	_	110	_	105	l
IsB	Standby Power Supply Current (TTL Level)	S	60	1	55	70	50	60	45	50	1	50		50	1	50	mA
	CS ≥ VIH, Vcc = Max., Outputs Open, f = fмax <sup>(2)</sup>	L	45	_	40	50	35	40	30	40	-	35		35	_	35	
ISB1	Full Standby Power Supply Current (CMOS	S	20	_	15	25	15	20	15	20	_	20	_	20	-	20	mA
	Level) <del>CS</del> ≥ VHC, VCC=Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 <sup>(2)</sup>	L	1.5		0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	_	1.5	_	1.5	

#### NOTES:

1. All values are maximum guaranteed values.

2. At f = fMax address and data inputs are cycling at the maximum frequency of read cycles of 1/tRc. f = 0 means no input lines change.

2989 tbl 09

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VHC = VCC - 0.2V

						/p. <sup>(1)</sup> cc @		lax. cc @	
Symbol	Parameter	Test Cond	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
<b>V</b> DR	Vcc for Data Retention	_		2.0	_		_		٧
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS ≥ VHC Vin ≥ VHC or	r ≤ VLC	0	_		_	_	ns
tn <sup>(3)</sup>	Operation Recovery Time			tnc <sup>(2)</sup>					ns
ILI  <sup>(3)</sup>	Input Leakage Current	Ì		_	_	-	2	2	μΑ

#### NOTES:

- TA = +25°C.
   tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

#### LOW VCC DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2989 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for thz, tLz, twz, tohz and tow)

\*Includes scope and jig capacitances

6.2

## 6

2989 tbl 11


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			3S15 <sup>(1)</sup> 3L15 <sup>(1)</sup>		8S20 8L20		8S25 8L25			7188S 7188L			S85 <sup>(2)</sup> BL85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
tRC	Read Cycle Time	15	<u> </u>	20	[	25		35/45	_	55/70	-	85	_	ns
taa	Address Access Time	_	15	_	20	_	25	_	35/45	[ — ,	55/70	_	85	ns
tacs	Chip Select Access Time	_	15	_	20	_	25	_	35/45		55/70	_	85	ns
tон	Output Hold from Address Change	5		5		5		5	_	5	_	5	_	ns
tLZ	Output Selection to Output in Low Z <sup>(3)</sup>	5	_	5	_	5	_	5	_	5	_	5	_	ns
tHZ	Chip Deselect to Output in High Z <sup>(3)</sup>	_	7	_	8		10		14		20/25		30	ns
<b>t</b> PU	Chip Select to Power Up Time <sup>(3)</sup>	0	_	0		0		0		0	_	0	-	ns
tPD	Chip Deselect to Power Down Time <sup>(3)</sup>		15	_	20		25		35/45		55/70	_	85	ns


#### NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter is guaranteed by device characterization but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>



#### NOTES:

- 1. WE is high for read cycle.
- 2. CS is low for READ cycle.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4. Transition is measured ±200mV from steady state voltage.
- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			S15 <sup>(1)</sup> SL15 <sup>(1)</sup>		8S20 8L20		8S25 8L25				55/70 <sup>(2)</sup> 55/70 <sup>(2)</sup>		S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14		17	_	20	_	30/40	1	50/60	_	75		ns
tcw	Chip Select to End of Write	14	_	17	_	20	_	25/35		50/60		75	_	ns .
taw	Address Valid to End of Write	14	_	17		20		25/35	_	50/60		75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0		0	<b>—</b>	ns
twp	Write Pulse Width	14		17	_	20		25/35		50/60	_	75		ns
twr	Write Recovery Time	0	_	0	_	0		0	_	0	-	0	-	ns
tow	Data Valid to End of Write	10	_	10	_	13	_	15/20	_	25/30	1	35	<b>—</b>	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0	_	0	<del>-</del>	ns
twz	Write Enable to Output in High $Z^{(3)}$	_	5		6	_	7	_	10/15		25/30		40	ns
tow	Output Active from End of Write <sup>(3)</sup>	5	_	5	_	5	_	5		5	_	5	_	ns

#### NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter is guaranteed by device characterization.


## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2,3)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overrightarrow{CS}$  or  $\overrightarrow{WE}$  going HIGH to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals should not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,2,3,5)



#### NOTES:

- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals should not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.

#### ORDERING INFORMATION



6



### **BICMOS STATIC RAM** 64K (16K x 4-BIT)

IDT71B88

#### **FEATURES:**

- 16K x 4 BiCMOS static RAM
- · High-speed address/chip select time Commercial: 10/12ns
- · Single chip select
- Single 5V (±10%) power supply
- · Input and output directly TTL-compatible
- Available in 22-pin, 300 mil plastic DIP; and 24-pin, 300 mil plastic SOJ packages

#### **DESCRIPTION:**

The IDT71B88 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's highperfomance, high-reliability BiCMOS technology. This stateof-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for highspeed memory needs.

Address access times as fast as 8ns are available with power consumption of only 400mW (typ.). All inputs and outputs of the IDT71B88 are TTL-compatible, and operation is from a single 5V supply.

The IDT71B88 is packaged in a 22-pin, 300 mil plastic DIP and a 24-pin, 300 mil SOJ.

#### FUNCTIONAL BLOCK DIAGRAM PIN CONFIGURATIONS Vcc A13 A12 A11 Ao 🗖 1 22 A1 🗖 2 21 - Vcc А2 🗖 з 20 A3 ☐ 4 19 GND A10 A9 I/O3 A4 ☐ 18 5 P22-1 A5 🗖 6 17 16 A6 🗖 7 ADDRESS P 1/0₂ A7 🗖 8 DECODER 15 65.536-BIT □ 1/0¹ 14 MEMORY A8 🗖 9 □ 1/O₀ **CS** □ 10 ARRAY 13 □ WE GND [ 12 3002 drw 02 DIP **TOP VIEW** Ao 🗀 17 Vcc A1 🗀 □ A<sub>13</sub> 2 23 A2 🗆 22 J A₁2 Аз 🗀 21 □ A11 1/00-1/03-4 I/O CONTROL A4 🗆 5 20 □ A10 A5 [ 6 19 ⊐ **A**9 SO24-4 A6 🗆 18 ⊳ис A7 ☐ 8 17 □ I/O₃ As C 9 16 □ 1/02 <u>CS</u> ☐ 10 15 🔲 1/01 NC 11 14 🗖 I/Oo GND 🛮 12 13 🗀 WE CONTROL LOGIC 3002 drw 02a SOJ **TOP VIEW** 3002 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## G

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +125	°C
Рт	Power Dissipation	1.0	1.0	W
ЮИТ	DC Output Current	50	50	mA

#### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vin must not exceed Vcc + 0.5V.

#### TRUTH TABLE

CS	WE	I/O	Function
L	Н	DATAOUT	Read
L	L	DATAIN	Write
Н	Х	High-Z	Deselect Chip

#### NOTE:

1. H = VIH, L = VIL, X = Don't care.

### CAPACITANCE (TA = +25°C, f = 1.0MHz, SOJ pack-

age only)

ĺ	Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Ī	CIN	Input Capacitance	VIN = 3dV	6	pF
ĺ	Соит	Output Capacitance	Vout = 3dV	7	pF

NOTE:

3002 tbl 03

This parameter is guaranteed by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc + 0.5	٧
VIL	Input Low Voltage	-0.5	_	0.8	٧

NOTE:

3002 thl 02

3002 tbl 01

3002 tbl 04

1. VIL (Min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71	B88	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	10	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output Low Voltage	IOL = 10mA, Vcc = Min.		0.5	V
		IOL = 8mA, VCC = Min.	_	0.4	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	V

3002 tbl 05


### DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

 $(Vcc = 5.0V \pm 10\%)$ 

		71B88S10	71B88S12	
Symbol	Parameter	Com'l.	Com'l.	Unit
Icc	Dynamic Operating Current, $\overline{\text{CS}} \le \text{V}_{\text{IL}}$ , Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	180	160	mA

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRC, all Address inputs are cycling at fMAX.






Figure 3. Lumped Capacitive Load, Typical Derating

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 & 3


3002 tbl 06


## AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$ , All Temperature Ranges)

		71B	38S10	71B8	8S12	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle	e					
trc	Read Cycle Time	10		12		ns
taa	Address Access Time	T —	10		12	ns
tacs	CS Access Time	T -	6		7	ns
tcLZ <sup>(1)</sup>	CS to Output in Low-Z	1		1	T -	ns
tcHZ <sup>(1)</sup>	CS to Output in High-Z	T -	6	_	7	ns
tон	Out Hold from Address Change	3		3		ns
Write Cycle	e					
twc	Write Cycle Time	10		12		ns
tcw	Chip Select to End-of-Write	8		9	_	ns
taw	Address Valid to End-of-Write	8		9	I -	ns
tas	Address Set-up Time	0	_	0	_	ns
twp	Write Pulse Width	8		9	_	ns
twn	Write Recovery Time	0	<u> </u>	0	_	ns
twHZ <sup>(1)</sup>	WE to Output in High-Z	T —	3	_	4	ns
tow	Data Set-Up Time	5	_	6		ns
toh	Data Hold from Write	0		0	l	ns
tow <sup>(1)</sup>	Out Active from End-of-WE	3	_	3	<u></u>	ns
NOTES:						3002 tbi 0

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device chracterization, but is not production tested.


3002 drw 08






- 1. WE is HIGH for read cycle, WE ≥ VIH.
- 2. Address valid prior to or coincident with CS transition LOW.
- Transition is measured ±200mV from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,5)




## TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,4)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. If CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in the high-impedance state. If CS high transition occurs simultaneously with or before WE high transition, the outputs remain in the high-impedance state.
- 5. Transition is measured ±200mV from steady state.







## CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control

IDT6198S IDT6198L

### **FEATURES:**

- Output Enable (OE) pin available for added system flexibility
- · High-speed (equal access and cycle times)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- · Low-power consumption
- · JEDEC compatible pinout
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, and 24-pin SOJ
- · Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**

The IDT6198 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-theart technology, combined with innovative circuit design technology.

niques, provides a cost-effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.


Access times as fast as 15ns are available. The IDT6198 offers a reduced power standby mode, IsB1, which is activated when  $\overline{\text{CS}}$  goes HIGH. This capability significantly decreases system, while enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only  $30\mu\text{W}$  when operating from a 2 volt battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT6198 is packaged in either a 24-pin 300 mil CERDIP or plastic DIP, 28-pin leadless chip carrier or 24-pin J-bend small outline IC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

### **PIN CONFIGURATIONS**





LCC TOP VIEW

### PIN DESCRIPTIONS

Name	Description				
A0-A13	Address Inputs				
CS	Chip Select				
WE	Write Enable				
ŌĒ	Output Enable				
I/O0-I/O3	Data Input/Output				
Vcc	Power				
GND	Ground				
	2937 tbl 0				

### TRUTH TABLE(1)

Mode	CS	WE	ŌĒ	I/O	Power
Standby	Н	X	Χ	High-Z	Standby
Read	L	Н	L	DATAOUT	Active
Write	L	L	Χ	DATAIN	Active
Read	L	Н	Н	High-Z	Active

NOTE

2987 tbl 02

1. H = VIH, L = VIL, X = Don't Care

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ο̈́
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
Рт	Power Dissipation	1.0	1.0	×.
lout	DC Output Current	50	50	mA

#### NOTE:

2987 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = OV	7	pF
Соит	Output Capacitance	Vout = 0V	7	рF

NOTE

2987 tbl 04

 This parameter is determined by device characterization, but is not production tested.



## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	<del>-</del>	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5V ± 10%
Commercial	0°C to +70°C	οV	5V ± 10%

2987 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT6	198S	IDT6	198L	1
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА
lto	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	MIL. COM'L.	=	10 5	=	5 2	μА
Vol	Output Low Voltage	IOL = 10mA, VCC = Min.			0.5	_	0.5	V
		IOL = 8mA, VCC = Min.			0.4	_	0.4	]
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4		2.4		٧

2967 tbl 07

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			6198 6198			3S20 BL20		8S25 8L25		3S35 3L35	l	3S45 3L45		5/70/85 5/70/85	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc1	Operating Power Supply Current	S	100	_	100	105	100	105	100	105	-	105	_	105	mA
	CS = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	L.	75	_	70	80	70	80	70	80	_	80	-	80	
ICC2	Dynamic Operating Current	S	135	_	130	160	125	155	125	140		140	_	140	mA
	$\overline{CS}$ = VIL, Outputs Open VCC = Max., f = fMax <sup>(2)</sup>	L	125	-	115	130	105	120	105	115	_	110		110	
IsB	Standby Power Supply Current (TTL Level)	S	60		55	70	50	60	45	50	_	50	_	50	mA
	CS ≥ VIH, Vcc = Max., Outputs Open, f = fмax <sup>(2)</sup>	L	45	_	40	50	35	40	30	35	_	35	_	35	
ISB1	Full Standby Power Supply Current (CMOS	S	20	_	15	25	15	20	15	20		20	_	20	mA
	Level) $\overline{CS} \ge VHC$ , $VCC=Max.$ , $VIN \ge VHC$ or $VIN \le VLC$ , $f=0^{(2)}$	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	_	1.5	

NOTES:

NOTE:

<sup>2987</sup> tbl 05

<sup>1.</sup> VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

<sup>1.</sup> All values are maximum guaranteed values.

<sup>2.</sup> At f = fmax address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLc = 0.2V, VHC = VCC - 0.2V

						p. <sup>(1)</sup> cc @	1	ax. c @	
Symbol	Parameter	Test Con	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention			2.0	_	_	l –	_	٧
ICCDR	Data Retention Current		MiL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS ≥ VHC VIN ≥ VHC 0	r ≤ VLC	0			_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time		Ī	trc <sup>(2)</sup>			_	_	ns
L   <sup>(3)</sup>	Input Leakage Current		1		_		2	2	μА

### NOTES:

- 1.  $TA = +25^{\circ}C$ .
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

### LOW VCC DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2987 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tolz, tclz, tohz, twhz, tchz and tow)

\*Includes scope and jig capacitances




## AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$ , All Temperature Ranges)

		6198S15 <sup>(1)</sup> 6198L15 <sup>(1)</sup>		6198S20 6198L20		6198S25 6198L25		6198S35 6198L35				6198S70/85 <sup>(2)</sup> 6198L70/85 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	Read Cycle													
trc	Read Cycle Time	15	_	20	_	25	_	35	_	45/55		70/85		ns
tAA	Address Access Time	_	15		19	_	25		35		45/55	_	70/85	ns
tacs	Chip Select Access Time	_	15	_	20	_	25	— _	35		45/55	_	70/85	ns
tclz	Chip Select to Output in Low Z <sup>(3)</sup>	5	1	5	_	5	_	5	-	5	1	5		ns
toE	Output Enable to Output Valid	_	8	_	9	_	11		18	_	25/35	_	45/55	ns
tolz	Output Enable to Output in Low Z <sup>(3)</sup>	5		5	_	5	_	5	_	5	_	5		ns
tcHZ	Chip Select to Output in High Z <sup>(3)</sup>	2	7	2	8	2	10	2	14	_	15/20	_	25/30	ns
tonz	Output Disable to Output in High Z <sup>(3)</sup>	2	7	2	8	2	9	2	15	_	15/20	_	25/30	ns
tон	Output Hold from Address Change	5	_	5		2	_	5	_	5	_	5	_	ns
tpu	Chip Select to Power Up Time <sup>(3)</sup>	0	_	0	_	0	_	0		0	_	0		ns
<b>t</b> PD	Chip Deselect to Power Down Time <sup>(3)</sup>		15	_	20		25	_	35		45/55	_	70/85	ns

### NOTES:

- 1. 0° to +70°C temperature range only.
- -55°C to +125°C temperature range only.
   This parameter is guaranteed by device characterization but is not production tested.

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




#### NOTES:


- 1. WE is high for Read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

  4.  $\overline{OE} = VIL$ .
- 5. Transition is measured ±200mV from steady state voltage.

## TIMING WAVEFORM OF READ CYCLE NO. $2^{(1, 2, 4)}$



## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



- 1. WE is high for Read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = VIL.$
- 5. Transition is measured ±200mV from steady state voltage.



2987 tbl 12


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			6198S15 <sup>(1)</sup> 6198S20 6198S2 6198L15 <sup>(1)</sup> 6198L20 6198L2			6198S35 6198L35				6198S70/85 <sup>(2)</sup> 6198L70/85 <sup>(2)</sup>				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	Write Cycle													
twc	Write Cycle Time	14	_	17		20	_	30	_	40/50	_	60/75		ns
tcw	Chip Select to End of Write	14	_	17	_	20	_	25		35/50	_	60/75	_	ns
taw	Address Valid to End of Write	14	_	17	_	20	_	25	_	35/50	_	60/75		ns
tas	Address Set-up Time	0	_	0		0		0		0	_	0	_	ns
twp	Write Pulse Width	14	_	17	_	20	_	25	-	35/50		60/75	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0		0	-	0		ns
twnz	Write Enable to Output in High Z <sup>(3)</sup>	Ţ-	5	_	6	[ <del></del> -	7		10	Ι –	15/25	_	30/40	ns
tow	Data Valid to End of Write	10	_	10		13	_	15	_	20/25	_	30/35	_	ns
toH	Data Hold Time	0	_	0		0	_	0		0	_	0	_	ns
tow	Output Active from End of Write <sup>(3)</sup>	5	_	5		5	_	5	_	5	_	5	_	ns

#### NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$




### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (tcw twp) of a low OS and a low WE.
   twn is measured from the earlier of OS or WE going high to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high an  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

6.4


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3)



### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (tcw twp) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 3. two is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high an  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### ORDERING INFORMATION





## BICMOS STATIC RAM 64K (16K x 4-BIT)

IDT61B98

### **FEATURES:**

- 16K x 4 BiCMOS Static RAM
- High-speed address access time
   Commercial: 8/10/12ns
- Fast Output Enable
  Commercial: 4/5/6ns
- · Input and output directly TTL-compatible
- Available in 24-pin, 300 mil plastic DIP and 24-pin, 300-mil plastic SOJ


### **DESCRIPTION:**

The IDT61B98 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 8ns (SOJ package only) are available with power consumption of only 400mW (typ.). All inputs and outputs of the IDT61B98 are TTL-compatible.


The IDT61B98 is packaged in a 24-pin, 300 mil plastic DIP and a 24-pin, 300 mil SOJ.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATION



### TRUTH TABLE(1)

CS	ŌĒ	WE	I/O	Function
Н	Х	X	High-Z	Deselect Chip
L	L	Н	DATAOUT	Read Cycle
L	Х	L	DATAIN	Write Cycle
L	Н	Н	High-Z	Outputs Disabled

### NOTE:

1. H = VIH, L = VIL, X = Don't care.

### 3000 tbl 01

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package only)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
COUT	Output Capacitance	VOUT = 3dV	7	pF

NOTE: 3000 tbl 03 1. This parameter is guaranteed by device characterization, but is not production tested.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit						
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	°C						
TA	Operating Temperature	0 to +70	-55 to +125	°C						
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C						
TSTG	Storage Temperature	-55 to +125	-65 to +125	°C						
PT	Power Dissipation	1.25	1.25	W						
IOUT	DC Output Current	50	50	mA						

### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions
- 2. Vin pins must not exceed Vcc + 0.5V.

for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	l Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	VCC + 0.5	٧
VIL	Input Low Voltage	-0.5	_	0.8	٧
NOTE:				30	00 tbl 04

### DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		IDT61B98		
Parameter	Test Condition	Min.	Max.	Unit
Input Leakage Current	VCC = Max., VIN = GND to VCC	_	5	μА
Output Leakage Current	VCC = Max., CS = VIH, VOUT = GND to VCC	_	5	μА
Output LOW Voltage	IOL = 10mA, VCC = Min.		0.5	V
	IOL = 8mA, VCC = Min.		0.4	1
Output HIGH Voltage	IOH = -4mA, VCC = Min.	2.4	_	V
	Input Leakage Current Output Leakage Current Output LOW Voltage	Input Leakage Current  Output Leakage Current  Output LOW Voltage  Output LOW Voltage  IOL = 10mA, VCC = Min.  IOL = 8mA, VCC = Min.	Parameter         Test Condition         Min.           Input Leakage Current         VCC = Max., VIN = GND to VCC         —           Output Leakage Current         VCC = Max., \overline{CS} = VIH, VOUT = GND to VCC         —           Output LOW Voltage         IOL = 10mA, VCC = Min.         —           IOL = 8mA, VCC = Min.         —	Parameter         Test Condition         Min.         Max.           Input Leakage Current         VCC = Max., VIN = GND to VCC         —         5           Output Leakage Current         VCC = Max., CS = VIH, VOUT = GND to VCC         —         5           Output LOW Voltage         IOL = 10mA, VCC = Min.         —         0.5           IOL = 8mA, VCC = Min.         —         0.4



<sup>1.</sup> VIL (Min.) = -1.5 for pulse width less than 10ns, once per cycle.

3000 tbl 05

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VIL = 0.2V)$ 

		61B98S8 <sup>(3)</sup>	61B98S10	61B98S12	61B98S15	
Symbol	Parameter	Com'l.	Com'l.	Com'l.	Com'l.	Unit
tcc	Dynamic Operating Current, $\overline{CS} \le VIL$ Outputs Open, $VCC = Max.$ , $f = fMAX^{(2)}$	200	180	160	_	mA

### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/tRC, all address inputs are cycling at fmax.
- 3. Available in SOJ package only.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3000 tbl 06





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tcLz, tcHz, toLz, toHz, twHz, and tow)




Figure 3. Lumped Capacitive Load, Typical Derating

6.5


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		61B	9858	61B9	8S10	61B	98S12	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	12	_	ns
taa	Address Access Time	_	8		10		12	ns
tcLZ <sup>(1)</sup>	CS to Output in Low-Z	1	-	1	_	1	_	ns
tcHZ <sup>(1)</sup>	CS to Output in High-Z		6	<u> </u>	. 6	_	7	ns
tacs	CS Access Time		6	_	7	_	7	ns
toe	OE to Output Valid		4	<b> </b>	5	_	6	ns
tolz(1)	OE to Output Low-Z	1	_	1	_	1	_	ns
tonz(1)	OE to Output High-Z	_	3	_	3	_	3	ns
tон	Out Hold from Add Change	3	_	3	_	3	_	ns
twc	Write Cycle Time	8	_	10	_	12	_	ns
taw	Address to End-of-Write	8	-	8		9	_	ns
tas	Address Setup Time	0		0		0		ns
twp	Write Pulse Width	8		8		9	_	ns
tcw	CS to End-of-Write	8	_	8	_	9	_	ns
twr	Write Recovery	0	_	0	_	0	-	ns
twHZ <sup>(1)</sup>	WE to Out in High-Z	_	3		3	_	3	ns
tow	Data Setup	5		5		6	_	ns
tDH	Data Hold	0		0	-	0		ns
tow <sup>(1)</sup>	Output from End-of-Write	3		3	_	3	_	ns

### NOTE:

3000 tbl 08


## TIMING WAVEFORM OF READ CYCLE<sup>(1,2)</sup>




- WE is HIGH for read cycle, WE ≥ VIH.
- 2. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 3. Transition is measured ±200mV from steady state.

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO.1 ( $\overline{\text{WE}}$ CYCLE) $^{(1,\,2,\,4,\,5)}$




## TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CYCLE)(1, 4, 5)



- 1. A write occurs during the overlap of CS LOW and WE LOW.
- 2. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 3. During this period, the I/O pins are in the output state and input signals must not be applied.
- 4. If CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state. Likewise, if CS HIGH transition occurs simultaneously with or before WE HIGH transition, the outputs remain in the high-impedance state.
- 5.  $\overline{OE}$  is continuously HIGH. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse is the specified twp. For a  $\overline{CS}$  controlled write cycle,  $\overline{OE}$  may be LOW with no degradation to tow.
- 6. The transition is measured ±200mV from steady state.

## ORDERING INFORMATION



3000 drw 08



# CMOS STATIC RAMS 64K (16K x 4-BIT) Added Chip Select and Output Controls

IDT7198S IDT7198L

### **FEATURES:**

- Fast Output Enable (OE) pin available for added system flexibility
- Multiple Chip Selects (CS1, CS2) simplify system design and operation
- · High speed (equal access and cycle times)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier, 24-pin SOJ and CERPACK
- · Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- · Inputs/outputs TTL-compatible
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**

The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-perfor-

mance, high-reliability technology—CMOS. This state-of-theart technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC proces-


Access times as fast as 15ns are available. The IDT7198 offers a reduced power standby mode, ISB1, which is activated when  $\overline{\text{CS}}_1$  or  $\overline{\text{CS}}_2$  goes high. This capability decreases power, while enhancing system reliability. The low-power version (L)also offers a battery backup data retention capability where the circuit typically consumes only  $30\mu\text{W}$  when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 24-pin plastic DIP, 28-pin leadless chip carrier, 24-pin SOJ and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

### **MEMORY CONTROL**

The IDT7198 64K high-speed CEMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.

The dual chip select feature ( $\overline{CS1}$ ,  $\overline{CS2}$ ) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding.


Both chip selects, Chip Select 1 ( $\overline{\text{CS}}$ 1) and Chip Select 2 ( $\overline{\text{CS}}$ 2), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

### PIN DESCRIPTIONS


Name	Description
A0-A13	Address Inputs
CS <sub>1</sub>	Chip Select 1
CS <sub>2</sub>	Chip Select 2
WE	Write Enable
ŌĒ	Output Enable
I/O0-I/O3	Data I/O
Vcc	Power
GND	Ground

2985 tbl 01

### PIN CONFIGURATIONS



DIP/SOJ/CERPACK TOP VIEW



### TRUTH TABLE(1)

Mode	CS <sub>1</sub>	CS <sub>2</sub>	WE	ŌĒ	I/O	Power
Standby	Н	Х	Х	Х	High Z	Standby
Standby	Х	Н	Х	Х	High Z	Standby
Read	L	L	Н	L	Dout	Active
Write	L.	L	L	Х	Din	Active
Read	L	L	Н	Н	High Z	Active

NOTE:

6.6

1. H = VIH, L = VIL, X = don't care.

2985 tbl 02

6

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	65 to +135	ô
TstG	Storage Temperature	-55 to +125	-65 to +150	ç
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

### NOTE:

2985 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz, Vcc = 0V)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
Соит	Output Capacitance	Vout = 0V	7	pF

### NOTE:

2985 tbl 04

 This parameter is determined by device characterization, but is not production tested.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2985 tbl 05

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2985 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT7	1985	IDT7	198L	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
lu	input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	=	5 2	μА
lLO	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	MIL. COM'L.	_	10 5	_ =	5 2	μА
Vol	Output Low Voltage	IOL = 10mA, VCC = Min.			0.5	_	0.5	٧
		IOL = 8mA, VCC = Min.			0.4	<del>-</del>	0.4	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	٧

<sup>1.</sup> VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

2985 tbl 06

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			7198 7198			8 <b>S20</b> 8 <b>L20</b>	1	8S25 8L25		8S35 8L35		3S45 3L45	7198S 7198L		7198 7198		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc1	Operating Power Supply Current, CS1 and	S	100	_	100	105	100	105	100	105	-	105	-	105	_	105	mA
	$\overline{\text{CS}}_2 \le \text{VIL}$ , Outputs Open Vcc = Max., $f = 0^{(2)}$	L	75	_	70	80	70	80	70	80		80	_	80	-	80	
ICC2	Dynamic Operating Current, CS <sub>1</sub> and	S	135	-	130	160	125	155	125	140	_	140	_	140	_	140	mA
	$\overline{CS}_2 \le VIL$ , Outputs Open $VCC = Max$ ., $f = fMax^{(2)}$	L	125		115	130	105	120	105	115	_	110	1	110	-	105	
IsB	Standby Power Supply Current (TTL Level), CS1	S	60	_	55	70	50	60	45	50	_	50	_	50	_	50	mA
	or $\overline{CS}_2 \ge VIH$ , $VCC = Max.$ , Outputs Open, $f = fMax^{(2)}$	L	45		40	50	35	40	30	35	_	35		35	-	35	
ISB1	Full Standby Power Supply Current (CMOS	S	20	_	15	25	15	20	15	20	_	20	_	20	_	20	mA
	Level) $\overline{CS}_1$ or $\overline{CS}_2 \ge V_{HC}$ , $V_{CC} = Max.$ , $V_{IN} \ge V_{HC}$ or $V_{IN} \le V_{LC}$ , $f = 0^{(2)}$	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	-	1.5	_	1.5		1.5	

### NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tRc. f = 0 means no input lines change.

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLc = 0.2V, VHc = Vcc - 0.2V

						/p. <sup>(1)</sup> cc @		ax. c @	
Symbol	Parameter	Test Cond	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_		2.0		l –	_	_	٧
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS1 or CS2 VIN ≥ VHC 0		0	_	.—	_	_	ns
tn(3)	Operation Recovery Time	1		tRC <sup>(2)</sup>	_		_	_	ns
1L1  <sup>(3)</sup>	Input Leakage Current			_	_		2	2	μΑ

### NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

### LOW Vcc DATA RETENTION WAVEFORM



6.6

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2985 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz1, 2, toLz, tcHz1, 2, toHz, tow and twHz)

\*Includes scope and jig capacitances


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			15 <sup>(1)</sup> /20 .15 <sup>(1)</sup> /20		8S25 8L25	7198S 7198L	35/45 <sup>(2)</sup> 35/45 <sup>(2)</sup>		S55 <sup>(2)</sup> L55 <sup>(2)</sup>		S70 <sup>(2)</sup> L70 <sup>(2)</sup>		S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
trc	Read Cycle Time	15/20	_	25	_	35/45		55		70	_	85	_	ns
taa	Address Access Time	_	15/19		25		35/45	-	55		70	1	85	ns
tACS1,2	Chip Select-1,2 Access Time <sup>(3)</sup>		15/20		25	_	35/45	-	55		70		85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low Z <sup>(4)</sup>	5	_	5		5		5	_	5	_	5		ns
toe	Output Enable to Output Valid	_	8/9	_	11		20/25	-	35		45	-	55	ns
tolz	Output Enable to Output in Low Z <sup>(4)</sup>	5	_	5	_	5	_	5	_	5	_	5	_	ns
tCHZ1,2	Chip Select 1,2 to Output in High Z <sup>(4)</sup>		7/8		10		14	_	20		25	_	30	ns
tonz	Output Disable to Output in High Z <sup>(4)</sup>	_	7/8	_	9	_	15		20		25	_	30	ns
tон	Output Hold from Address Change	5	_	5	-	5	_	5	_	5	_	5	-	ns
<b>t</b> PU	Chip Select to Power Up Time <sup>(4)</sup>	0		0	_	0	_	0	_	0	_	0		ns
tPD	Chip Deselect to Power Down Time <sup>(4)</sup>	_	15/20	_	25		35/45	_	55	_	70	_	85	ns


### NOTES:

- 1.  $0^{\circ}$  to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter is guaranteed by device characterization but is not production tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



- 1. WE is HIGH for READ cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = \underline{V_{1L}}$ ,  $\overline{CS}_2 = \underline{V_{1L}}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}_1$  and or  $\overline{\text{CS}}_2$  transition low.
- OE = VIL.
- 5. Transition is measured ±200mV from steady state voltage.


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7198S 7198L	15 <sup>(1)</sup> /20 15 <sup>(1)</sup> /20	719 719	8S25 8L25	7198S 7198L	35/45 <sup>(2)</sup> 35/45 <sup>(2)</sup>		S55 <sup>(2)</sup> L55 <sup>(2)</sup>		S70 <sup>(2)</sup> L70 <sup>(2)</sup>		S85 <sup>(2)</sup> L85 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14/17		20		30/40		50	<del>-</del>	60	_	75	_	ns
tCW1,2	Chip Select to End-of-Write <sup>(3)</sup>	14/17	_	20	_	25/35	_	50	_	60	_	75		ns
taw	Address Valid to End-of-Write	14/17	_	20	_	25/35		50	_	60	_	75	_	ns
tas	Address Set-up Time	0	_	0	-	0	_	0		0	_	0	_	ns
twp	Write Pulse Width	14/17	_	20		25/35	_	50	-	60		75	<u> </u>	ns
twR1,2	Write Recovery Time	0	_	0	_	0		0	_	0		0	_	ns
twnz	Write Enable to Output in High-Z <sup>(4)</sup>		5/6	_	7		10/15	_	25		30		40	ns
tow_	Data Valid to End-of-Write	10	_	13		15/20	_	25	_	30		35	_	ns
<b>t</b> DH	Data Hold Time	0	_	0	_	0		0		0		0		ns
tow	Output Active from End-of-Write <sup>(4)</sup>	5	_	5	_	5	_	5		5	_	5	_	ns

### NOTES:

- 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Both chip selects must be active low for the device to be selected.
- 4. This parameter is guaranteed by device characterization but is not production tested.


## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



### NOTES:

- 1. WE, CS1 or CS2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a low CS1 and a LOW CS2.
- 3. twn is measured from the earlier of CS1, CS2 or WE going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high-impedance state.
- Transition is measured ±200mV from steady state.
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1)



### NOTES:

- 1. WE, CS1 or CS2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a LOW CS1 and a LOW CS2.
- 3. two is measured from the earlier of  $\overline{CS}_1$ ,  $\overline{CS}_2$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tbw) to allow the I/O drivers to turn off and data to be placed on the required tbw. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### ORDERING INFORMATION





### **CMOS STATIC RAMs** 64K (16K x 4-BIT)

Separate Data Inputs and Outputs

IDT71981S/L IDT71982S/L

### **FEATURES:**

- · Separate data inputs and outputs
- · IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/35ns (max.)
- · Low power consumption
- Battery backup operation—2V data retention (L version only)
- · High-density 28-pin hermetic and plastic DIP, 28-pin leadless chip carrier, and 28-pin SOJ
- · Produced with advanced CMOS high-performance technology
- · Inputs and outputs directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B.

### **DESCRIPTION:**

The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as 16K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CMOS.


Access times as fast as 15ns are available. These circuits also offer a reduced power standby mode (ISB). When  $\overline{CS}_1$  or CS2 goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra-low-power standby mode (ISB1), the devices consume less than 2.5mW, typically. This capability provides significant system-level power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 30µW operating off a 2V battery.

All inputs and outputs of the IDT71981/IDT71982 are TTLcompatible and operate from a single 5V supply.

The IDT71981/IDT71982 are packaged in either a 28-pin, 300 mil hermetic DIP, 28-pin 300 mil plastic DIP, 28-pin SOJ, or 28-pin leadless chip carrier.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

### PIN CONFIGURATIONS



DIP/SOJ TOP VIEW



Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	рF
Соит	Output Capacitance	Vout = 0V	7	рF

CAPACITANCE (TA = +25°C, f = 1.0MHz)

**TOP VIEW** 

#### NOTE:

 This parameter is determined by device characterization, but is not production tested.

### PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS <sub>1</sub> , CS <sub>2</sub>	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
D0-D3	DATAIN
Y0-Y3	DATAOUT
Vcc	Power
GND	Ground

2988 tbl 01

### TRUTH TABLE(3)

Mode	CS <sub>1</sub>	CS <sub>2</sub>	WE	ŌĒ	Output	Power
Standby	Н	Х	Х	X	High Z	Standby
Standby	Х	Н	Х	Х	High Z	Standby
Read	L	L	Н	L	Dout	Active
Write <sup>(1)</sup>	L	L	L	L	DIN	Active
Write <sup>(1)</sup>	L	L.	L	Н	High Z	Active
Write <sup>(2)</sup>	L	L	L	Х	High Z	Active
Read	L	L	Н	Н	High Z	Active

NOTES:

2988 tbl 02

- 1. For IDT71981 only.
- For IDT71982 only.
   H = VIH, L = VIL, X = don't care.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°Ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ပို
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

NOTE:

2988 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	mbol Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
V <sub>IH</sub>	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%
Commercial	0°C to +70°C	٥V	5V ± 10%

2988 tbl 06

### DC ELECTRICAL CHARACTERISTICS

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

 $Vcc = 5.0V \pm 10\%$ 

NOTE:

				IDT71	981/2S	IDT719		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
Iu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА
[ILO]	Output Leakage Current	Vcc = Max., $\overline{CS}_{1,2}$ = VIH, Vout = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА
Vol	Output Low Voltage	loL = 10mA, Vcc = Min.			0.5	_	0.5	٧
		IOL = 8mA, VCC = Min.			0.4		0.4	]
Voh	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4	_	2.4	_	V

2988 tbl 05

2988 tbl 07

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

												71981/2S55/70 71981/2L55/70					
Symbol	Parameter	Power	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc1	Operating Power Supply Current CS1,2 = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	S	100		100	105	100	105	100	105	-	105	-	105	_	105	mA
		L	75	1	70	80	70	80	70	80	1	80		80	_	80	
ICC2	Dynamic Operating Current CS1,2 = VIL, Outputs Open VCC = Max., f = fMAX <sup>(2)</sup>	S	135	1	130	160	125	155	125	140	_	140		140	_	140	mA
		L	125	1	115	130	105	125	105	115	-	110	_	110	-	105	
Isa	Standby Power Supply Current (TTL Level)	S	60		55	70	50	60	45	50		50	_	50	_	50	mA
	$\overline{\text{CS}}_{1,2} \ge \hat{\text{V}}_{\text{IH}},  \text{Vcc} = \hat{\text{Max}}_{.,}$ Outputs Open, $f = f_{\text{MAX}}^{(2)}$	L	45		40	50	35	50	30	40		35	1	35	_	35	
ISB1	Full Standby Power Supply Current (CMOS Level) CS1,2 ≥ VHC, VCC= Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 <sup>(2)</sup>	S	20		15	25	15	20	15	20		20	_	20	_	20	mA
		L	1.5		0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	_	1.5	_	1.5	

### NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

2988 tbl 09

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

						/p. <sup>(1)</sup> cc @	M Vo					
Symbol	Parameter	Test Condition		Test Condition		Min.	2.0v 3.0V		2.0V 3.0V		Unit	
VDR	Vcc for Data Retention	_		2.0	_	_		_	٧			
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА			
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time		CS1 or CS2 ≥ VHC VIN ≥ VHC or ≤ VLC		_	-		_	ns			
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>	-		T -	_	ns			
L   <sup>(3)</sup>	Input Leakage Current			_		_	2	2	μА			

NOTES:

- 1. Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2988 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tCLz1, 2, toLz, tCHz1, 2, tOHz, towand tWHz)

\*Includes scope and jig capacitances

## AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$ , All Temperature Ranges)

			441				71981/2S35/45 <sup>(2)</sup> 71981/2L35/45 <sup>(2)</sup>				2S70 <sup>(2)</sup> 2L70 <sup>(2)</sup>	71981/2S85 <sup>(2)</sup> 71981/2L85 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle														
trc	Read Cycle Time	15/20	<u> </u>	25	[ —	35/45	_	55	_	70	_	85	_	ns
taa	Address Access Time	_	15/19	_	25	_	35/45	_	55	_	70	_	85	ns
tACS1,2	Chip Select-1,2 Access Time <sup>(3)</sup>	_	15/20	_	25	_	35/45	_	55	_	70	_	85	ns
tCLZ1,2	Chip Select-1,2 to Output in Low-Z <sup>(4)</sup>	5_	T	5	_	5		5		5	_	5	_	ns
toe	Output Enable to Output Valid	_	8/9	_	11	_	20/25	_	35	_	45	_	55	ns
tolz	Output Enable to Output in Low-Z <sup>(4)</sup>	5	<u> </u>	5	_	- 5	_	5	_	5	_	5	_	ns
tcHZ1,2	Chip Select1,2 to Output in High-Z <sup>(4)</sup>		7/8	_	10	_	4	_	20	_	25	_	30	ns
tonz	Output Disable to Output in High-Z <sup>(4)</sup>	_	7/8	_	9	_	15	_	20		25	_	30	ns
tон	Output Hold from Address Change	5	_	5		5	_	5	_	5	_	5	_	ns
tpu	Chip Select to Power-Up Time <sup>(4)</sup>	0	_	0	_	0	_	0		.0	_	0	_	ns
tPD	Chip Deselect to Power-Down Time <sup>(4)</sup>	_	15/20	_	25	_	35/45		55		70	_	85	ns


### NOTES:

1. 0° to +70°C temperature range only.


-55°C to -125°C temperature range only.
 Both chip selects must be active low for the device to be selected.

4. This parameter is guaranteed by device characterization, but is not production tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



- 1. WE is HIGH for READ cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $\overline{CS}_2 = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{CS_1}$  and or  $\overline{CS_2}$  transition low.
- $4. \ \overline{OE} = VIL.$
- 5. Transition is measured ±200mV from steady state voltage.
- 6. This parameter is guaranteed by device characterization but is not production tested.

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			71981/2S15 <sup>(1)</sup> /20 71981/2S25 71981/2S35/45 <sup>(2)</sup> 71981/2 71981/2L15 <sup>(1)</sup> /20 71981/2L25 71981/2L35/45 <sup>(2)</sup> 71981/2			71981/2 71981/2		71981/: 71981/:						
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	/rite Cycle													
twc	Write Cycle Time	14/17	_	20	<b>—</b>	30/40		50	_	60	_	75	<b>—</b>	ns
tcW1,2	Chip Select to End of Write	14/17	_	20		25/35	_	50	_	60	_	75	_	ns
taw	Address Valid to End of Write	14/17	_	20	_	25/35	_	50	_	60		75		ns
tas	Address Set-up Time	0	_	0	_	0	-	0	_	0	_	0	_	ns
twp	Write Pulse Width	14/17		20	_	25/35		50	_	60	_	75		ns
twR1,2	Write Recovery Time	0		0	Γ	0		0	_	0	_	0	_	ns
twnz	Write Enable to Output in High Z <sup>(3,5)</sup>	_	5/6		7		10/15	_	25	_	30		40	ns
tow	Data Valid to End of Write	10/10	_	13	-	15/20	_	25	_	30		35	_	ns
tDH	Data Hold Time	0	_	0	Γ <del>-</del>	0	_	0	_	0	_	0	_	ns
tow	Output Active from End of Write <sup>(3,5)</sup>	5	_	5	_	5		5	_	5	-	5	_	ns
tıy	Data Valid to Output Valid <sup>(3,4)</sup>	_	12/15	_	20	_	30/35	-	40	_	45	_	50	ns
twy	Write Enable to Output Valid <sup>(3,4)</sup>		12/15	_	20	_	30/35	_	40	_	45	_	50	ns


### NOTES:

0° to +70°C temperature range only.
 -55°C to +125°C temperature range only.


This parameter is guaranteed by device characterization but is not production tested.
 For IDT71981S/L only.

5. For IDT71982S/L only.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,5)



- 1. WE or CS1 or CS2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a LOW CS1 and a low CS2.
- 3. twn is measured from the earlier of CS<sub>1</sub>, CS<sub>2</sub> or WE going HIGH to the end of the write cycle.
- 4. If the CS₁ and or CS₂ low transition occurs simultaneously with or after the WE low transition, outputs remain in a high-impedance state.
- 5. OE is continuously LOW (OE = VIL).
- 6. Transition is measured ±200mV from steady state.
- For IDT71981 only.
- 8. For IDT71982 only.
- 9. DATAOUT = DATÁIN.


### TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, OE LOW)(1,5)



### NOTES:

- 1. WE or CS1 or CS2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a low CS1 and a LOW CS2.
- 3. twn is measured from the earlier of  $\overline{CS}_1$ ,  $\overline{CS}_2$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 4. If the CS1 and or CS2 low transition occurs simultaneously with or after the WE low transition, outputs remain in a high-impedance state.
- 5.  $\overline{OE}$  is continuously LOW ( $\overline{OE} = V_{IL}$ ).
- 6. Transition is measured ±200mV from steady state.
- 7. For IDT71981 only.
- 8. For IDT71982 only.
- 9. DATAOUT = DATAIN.

### ORDERING INFORMATION



2988 drw 13



## CMOS STATIC RAM 64K (8K x 8-BIT)

IDT7164S IDT7164L

### **FEATURES:**

- · High-speed address/chip select access time
  - Military: 20/25/30/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25/30/35ns (max.)
- · Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- · Inputs and outputs directly TTL-compatible
- · Three-state outputs
- · Available in:
  - 28-pin DIP, SOIC, SOJ, LCC and CERPACK
  - 32-pin LCC, and PLCC
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**


The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Address access times as fast as 15ns are available and the circuit offers a reduced power standby mode. When  $\overline{\text{CS}}_1$  goes high or CS2 goes low, the circuit will automatically go to, and remain in, a low-power stand by mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in a 28-pin 300 mil DIP and SOJ; 28-pin 330 mil SOIC; 28-pin 600 mil DIP; 32-pin PLCC and LCC; 28-pin LCC and 28-pin CERPACK.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.




MILITARY AND COMMERCIAL TEMPERATURE RANGES


**AUGUST 1992** 

### PIN CONFIGURATIONS





**TOP VIEW** 



TOP VIEW

DIP/SOIC/SOJ/CERPACK

**TOP VIEW** 

PIN DESCRIPTIONS

Name	Description	
A0-A12	Address	
I/O0-I/O7	Data Input/Output	
CS1	Chip Select	
CS2	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
GND	Ground	
VCC	Power	

2967 tbl 01

### TRUTH TABLE(1,2,3)

X         X         L         X         High-Z         Deselected – Standby (           X         VHC         VHC or VLC         X         High-Z         Deselected – Standby (           X         X         VLC         X         High-Z         Deselected – Standby (           H         L         H         H         High-Z         Output Disabled           H         L         H         L         Dataour         Read Data	WE	CS <sub>1</sub>	CS <sub>1</sub>	CS2	ŌĒ	I/O	Function
X         VHC VHC or VLC         X         High-Z High-Z High-Z         Deselected -Standby (           X         X         VLC         X         High-Z Deselected -Standby (           H         L         H         H         High-Z Output Disabled           H         L         H         L         Dataour Read Data	Х	Н	Н	Х	Х	High-Z	Deselected - Standby (ISB)
X         X         VLC         X         High-Z         Deselected - Standby (           H         L         H         H         High-Z         Output Disabled           H         L         H         L         Dataour         Read Data	Х	Х	Х	L	Х	High-Z	Deselected - Standby (ISB)
H         L         H         H         High-Z         Output Disabled           H         L         H         L         Dataout         Read Data	Х	VHC	VHC		Х	High-Z	Deselected -Standby (ISB1)
H L H L Dataour Read Data	Х	Х	Х	VLC	Х	High-Z	Deselected -Standby (ISB1)
	Н	L	L	I	Н	High-Z	Output Disabled
1 1 V D 1 W 1 D 2	Τ	L	L	Τ	L	Dataour	Read Data
L   L   H   X   Datain   Write Data	L	L	L.	Н	Х	Datain	Write Data

1. CS2 will power-down  $\overline{CS}_1$ , but  $\overline{CS}_1$  will not power-down CS2.

H = VIH, L = VIL, X = don't care.
 VLC = 0.2V, VHC = VCC - 0.2V

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
TSTG	Storage Temperature	-55 to +125	-65 to +150	ô
РТ	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

### NOTE:

2967 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VCC + 0.5V.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Military	-55°C to +125°C	٥V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2967 tbl 05

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input HIGH Voltage	2.2	_	Vcc + 0.5	٧
VIL	Input LOW Voltage	-0.5(1)	_	0.8	٧

2967 tbl 06

V<sub>IL</sub> (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	ViN = 0V	8	pF
COUT	Output Capacitance	Vout = 0V	8	pF

#### NOTE:

2967 tbl 04

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

			7164S15 7164L15		7164 7164		7164S25 7164L25		7164S30 7164L30		
Symbol	Parameter	Power		Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS <sub>1</sub> = VIL, CS <sub>2</sub> = VIH.	S	110		. 100	110	90	110	90	100	mA
	Outputs Open, VCC = Max., f = 0 <sup>(3)</sup>	L	100		90	100	80	100	80	90	
ICC2	Dynamic Operating Current  CS <sub>1</sub> = VIL, CS <sub>2</sub> = VIH,  Outputs Open, VCC = Max., f = fMAX <sup>(3)</sup>	S	180		170	180	170	180	160	170	mA
		L	150	_	150	160	150	160	140	150	
ISB	Standby Power Supply Current	s	20		20	20	20	20	20	20	mA
	(TTL Level), $\overline{CS}_1 \ge VIH$ or $CS_2 \le VIL$ $VCC = Max.$ , Outputs Open, $f = fMAX^{(3)}$	L	3	-	3	5	3	5	3	5	
ISB1	Full Standby Power Supply Current	S	15	_	15	20	15	20	15	20	mA
	(CMOS Level), f = 0 <sup>(3)</sup> , VCC = Max. 1. CS1 ≥ VHC and CS2 ≥ VHC, or 2. CS2 ≤ VLC	L	0.2	_	0.2	1	0.2	1	0.2	1	

### DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued)

(Vcc =  $5.0V \pm 10\%$ , VLc = 0.2V, VHc = Vcc - 0.2V)

			7164S35 7164L35		7164S45 7164L45		7164S55 7164L55		7164S70/85 <sup>(2)</sup> 7164L70/85 <sup>(2)</sup>		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current, CS1 = VIL, CS2 = VIH,	S	90	100	_	100	_	100		100	mA
	Outputs Open, $Vcc = Max.$ , $f = 0^{(3)}$	L	80	90	_	90	_	90	-	90	
ICC2	Dynamic Operating Current  CS1 = VIL, CS2 = VIH,  Outputs Open, Vcc = Max., f = fMAX <sup>(3)</sup>	S	150	160	_	160	_	160	_	160	mA
		L	130	140	_ i	130	_	125	-	120	
ISB	Standby Power Supply Current (TTL Level), CS1 ≥ VIH, or CS2 ≤ VIL	S	20	20	_	20		20		20	mA
	Vcc = Max., Outputs Open, f = fmax <sup>(3)</sup>	L	3	5		5	-	5	_	5	
	Full Standby Power Supply Current (CMOS Level), $f = 0^{(3)}$ , Vcc = Max.	S	15	20	_	20		20	_	20	mA
	1. CS <sub>1</sub> ≥ VHc and CS <sub>2</sub> ≥ VHc, or 2. CS <sub>2</sub> ≤ VLc	L	0.2	1		1		1	-	1	

#### NOTES:

1. All values are maximum guaranteed values.

2. Also available: 100, 120, 150 and 200ns military devices.

fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

•

This parameter is determined by device characterization, but is not production tested.

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				IDT7	IDT7164S		IDT7164L		
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit	
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5		5 2	μА	
lLO	Output Leakage Current	Vcc = Max., $\overline{CS}_1$ = ViH, Vout = GND to Vcc	MIL. COM'L.	_	10 5	_	5 2	μА	
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.			0.4	-	0.4	٧	
		IOL = 10mA, Vcc = Min.			0.5	_	0.5		
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4	_	2.4	I –	٧	

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC ~ 0.2V

								/p. <sup>(1)</sup> cc @	M Vo		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit		
<b>V</b> DR	Vcc for Data Retention	_		2.0	_			_	٧		
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	200 . 60	300 90	μА		
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time		1. <del>CS</del> 1 ≥ VHC CS2 ≥ VHC, or		_		_	-	ns		
tR <sup>(3)</sup>	Operation Recovery Time	2. CS2 ≤ VLC		tRC <sup>(2)</sup>			_	_	ns		
LI  <sup>(3)</sup>	Input Leakage Current	1				<del>  -</del>	2	2	μА		

#### NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2967 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz1, tcLz2, toLz, tcHz1, tcHz2, toHz, toW, and tWHz)

\*Includes scope and jig capacitances

### AC ELECTRICAL CHARACTERISTICS ( $Vcc = 5.0V \pm 10\%$ , All Temperature Ranges)

		71649 71641	315 <sup>(1)</sup> -15 <sup>(1)</sup>	7164 7164		7164 7164			1530 1L30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
tRC	Read Cycle Time	15		20	_	25		30	_	ns
taa	Address Access Time	_	15	_	19	_	25	_	29	ns
tACS1	Chip Select-1 Access Time <sup>(3)</sup>	_	15	_	20	_	25		30	ns
tACS2	Chip Select-2 Access Time <sup>(3)</sup>		20		25		30	_	35	ns
tCLZ1,2	Chip Select-1, 2 to Output in Low-Z <sup>(4)</sup>	5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid		7		8	_	12	_	15	ns
tolz	Output Enable to Output in Low-Z <sup>(4)</sup>	3	T —	3		3	_	3	_	ns
tCHZ1,2	Chip Select-1, 2 to Output in High-Z <sup>(4)</sup>	_	8	_	9	_	13	_	13	ns
tonz	Output Disable to Output in High-Z <sup>(4)</sup>	_	7		8		10	_	12	ns
tон	Output Hold from Address Change	5	<u> </u>	5	_	5	_	5	_	ns
tpu	Chip Select to Power Up Time <sup>(4)</sup>	0		0	_	0	_	0	_	ns
<b>t</b> PD	Chip Deselect to Power Down Time <sup>(4)</sup>	_	15		20	_	25		30	ns
Write C	ycle									
twc	Write Cycle Time	15	<b>—</b>	20	_	25	_	30		ns
tCW1, 2	Chip Select to End-of-Write	14	_	15	_	18	_	22	_	ns
taw	Address Valid to End-of-Write	14	_	15	_	18	_	22	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	14		15		21	_	23	_	ns
twR1	Write Recovery Time (CS1, WE)	0	_	0	_	0	_	0	_	ns
tWR2	Write Recovery Time (CS2)	5	_	5		5	_	5	_	ns
twnz	Write Enable to Output in High-Z <sup>(4)</sup>		6		8		10		12	ns
tow	Data to Write Time Overlap	8	_	10		13		13	-	ns
tDH1	Data Hold from Write Time (CS1, WE)	0		0	. —	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS2)	5	_	5	_	5	_	5	_	ns
tow	Output Active from End-of-Write <sup>(4)</sup>	5	_	5	_	5	_	5		ns

1. 0° to +70°C temperature range only.

-55°C to +125°C temperature range only. Also available: 100, 120, 150 and 200ns military devices.
 Both chip selects must be active for the device to be selected.

4. This parameter is guaranteed by device characterization, but is not production tested.

### AC ELECTRICAL CHARACTERISTICS (Continued) (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7164S35 7164L35		7164S45 <sup>(2)</sup> 7164L45 <sup>(2)</sup>		7164S55 <sup>(2)</sup> 7164L55 <sup>(2)</sup>		7164S70 <sup>(2)</sup> /85 <sup>(2)</sup> 7164L70 <sup>(2)</sup> /85 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	ycle									
tro	Read Cycle Time	35		45		55		70/85		ns
taa	Address Access Time		35	_	45		55	_	70/85	ns
tACS1	Chip Select-1 Access Time <sup>(3)</sup>	_	35		45	-	55	_	70/85	ns
tACS2	Chip Select-2 Access Time <sup>(3)</sup>		40	_	45	_	55		70/85	ns
tCLZ1,2	Chip Select-1, 2 to Output in Low-Z <sup>(4)</sup>	5		5	_	5	_	5	-	ns
<b>t</b> OE	Output Enable to Output Valid		18	_	25	_	30		35/40	ns
toLZ	Output Enable to Output in Low-Z <sup>(4)</sup>	3	_	3	_	3	_	3	_	ns
tCHZ1,2	Chip Select-1, 2 to Output in High-Z <sup>(4)</sup>	_	15	_	20	_	25		30/35	ns
tonz	Output Disable to Output in High-Z <sup>(4)</sup>		15	_	20	_	25		30/35	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
<b>t</b> PU	Chip Select to Power Up Time <sup>(4)</sup>	0	<u> </u>	0	_	0	<u> </u>	0		ns
<b>t</b> PD	Chip Deselect to Power Down Time <sup>(4)</sup>		35	_	45	_	55	_	70/85	ns
Write C	ycle		-							
twc	Write Cycle Time	35	_	45	_	55	_	70/85	_	ns
tcW1, 2	Chip Select to End-of-Write	25	<u> </u>	33	<u> </u>	50		60/75	_	ns
taw	Address Valid to End-of-Write	25		33	_	50		60/75		ns
tas	Address Set-up Time	0		0	_	0	_	0		ns
twp	Write Pulse Width	25	_	25	T —	50		60/75	-	ns
twn1	Write Recovery Time (CS1, WE)	0	_	0		0	-	0	_	ns
tWR2	Write Recovery Time (CS2)	5	_	5	_	5	_	5		ns
twнz	Write Enable to Output in High-Z <sup>(4)</sup>	_	14	_	18	_	25	_	30/35	ns
tow	Data to Write Time Overlap	15		20	_	25	_	30/35	_	ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	I —	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS2)	5		5	_	5	_	5	_	ns
tow	Output Active from End-of-Write <sup>(4)</sup>	5		5		5	_	5		ns


NOTES:

<sup>1. 0°</sup> to +70°C temperature range only.


 <sup>-55°</sup>C to +125°C temperature range only. Also available: 100, 120, 150, and 200ns military devices.
 Both chip selects must be active for the device to be selected.

<sup>4.</sup> This parameter is guaranteed by device characterization, but is not production tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$ .
- Address valid prior to or coincident with CS1 transition LOW and CS2 transition HIGH.
- 4.  $\overline{OE}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 6)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2)




#### NOTES:

- 1. WE, CS1 or CS2 must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE, a LOW CS1 and a HIGH CS2.
- 3. twn, 2 is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the ČS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twpz +tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 7. Transition is measured ±200mV from steady state.



### **ORDERING INFORMATION**





### BICMOS STATIC RAM 64K (8K x 8-BIT)

IDT71B64

#### **FEATURES:**

- · 8K x 8 organization
- · JEDEC standard 28-pin DIP and SOJ
- · Fast access time and cycle time
  - Commercial: 8/10/12 (max.)
- Produced with advanced BiCMOS high-performance technology
- · Bidirectional inputs and outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT71B64 is a 65,536-bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology.

The IDT71B64 offers address access times as fast as 8ns. All inputs and outputs of the IDT71B64 are TTL-compatible. The device has 2 chip selects for simplified address decoding.

The IDT71B64 is packaged in JEDEC standard 300-mil 28-pin plastic DIP and SOJ packages.

#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE** 

**AUGUST 1992** 

## 6

#### PIN CONFIGURATIONS



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	8	pF

#### NOTE:

2976 tbl 03

 This parameter is determined by device characterization, but is not production tested.

## TRUTH TABLE(1,2)

	INPUTS				
WE	CS1	CS2	OE	1/0	FUNCTION
X	Н	Х	Х	High-Z	Deselected-Standby (ISB)
X	VHC(3)	Х	Х	High-Z	Deselected-Standby (ISB1)
Х	Х	L	X	High-Z	Deselected-Standby (ISB)
X	Х	VLC <sup>(3)</sup>	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Ι	Ι	High-Z	Outputs Disabled
Н	L	Н	L	DATAOUT	Read Data
L	Ĺ	Н	Х	DATAIN	Write Data

#### NOTES:

- 1. H = VIH, L = VIL, X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs  $\geq$ VHC or  $\leq$ VLC.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Commercial	0°C to +70°C	0 <b>V</b>	5V ± 10%
			2976 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	VCC+0.5	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

2976 tbl 01

2976 tbl 04

VIL (min.) = −1.5V for pulse width less than 10ns, once per cycle.

2896 tbl 06

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		71B64S8 <sup>(3)</sup>	71B64S10	71B64S12	
Symbol	Parameter	Com'l.	Com'l.	Com'l.	Unit
lcc	Dynamic Operating Current, CS2 ≥ VIH and CS1 ≤ VIL, Outputs Open, VCC = Max., f = fMAX <sup>(2)</sup>	180	170	170	mA
ISB	Standby Power Supply Current (TTL Level)  CS1 ≥ ViH or CS2 ≤ ViL, Outputs Open,  VCC = Max., f = fMAX <sup>(2)</sup>	50	50	50	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHC or CS2 ≤ VLC, Outputs Open,  VCC = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLC or VIN ≥ VHC	20	20	20	mA


#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.
- 3. Preliminary only.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1,5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 and 3

2976 tbl 06



480Ω DATAout 255Ω 2976 drw 03

5V

Figure 1. AC Test Load

\*Includes jig and scope capacitance.

Figure 2. AC Test Load (for tclz 1,2, tolz, tcHz 1, 2, toHz, twHz, tow)




Figure 3. Lumped Capacitive Load, Typical Derating

6.9

## 6

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

		•	IDT7	1B64S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	VCC = Max., VIN = GND to VCC	_	5	μА
ILO	Output Leakage Current	$VCC = Max.$ , $\overline{CS}_1 = VIH$ , $CS_2 = VIL$ , $VOUT = GND$ to $VCC$	_	5	μА
VOL	Output LOW Voltage	IOL = 10mA, VCC = Min.	_	0.5	V
	*	IOL = 8mA, VCC = Min.	T -	0.4	1
VOH	Output HIGH Voltage	IOH = -4mA, VCC = Min.	2.4		V

2976 tbl 07

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Ranges)


			4S8 <sup>(3)</sup>	71B64S10		71B64S12		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle							
tRC	Read Cycle Time	8	-	10	-	12	_	ns
tAA	Address Access Time		8	_	10		12	ns
tACS1,2	Chip Select-1, 2 Access Time <sup>(1)</sup>		8		10		12	ns
tCLZ1,2 <sup>(2)</sup>	Chip Select-1, 2 to Output in Low-Z	2		2		2		ns
tOE	Output Enable to Output Valid		4		5	1	6	ns
tOLZ <sup>(2)</sup>	Output Enable to Output in Low-Z(2)	2		2	_	2	-	ns
tCHZ1,2(2)	Chip Deselect-1, 2 to Output in High-Z(2)		4	-	5	_	6	ns
tOHZ <sup>(2)</sup>	Output Disable to Output in High-Z(2)		4		4	_	5	ns
tOH	Output Hold from Address Change	2	_	2	_	3	_	ns
tPU <sup>(2)</sup>	Chip Select to Power-Up Time	. 0		0	_	0		ns
tPD <sup>(2)</sup>	Chip Deselect to Power-Up Time		8	_	10	_	12	ns
Write Cyc	cle							
tWC	Write Cycle Time	8		10	_	12		ns
tAW	Address Valid to End-of-Write	7	J —	8	_	10	_	ns
tCW1	Chip Select to End-of-Write (CS1)	7	_	8		10	_	ns
tCW2	Chip Select to End-of-Write (CS2)	7	_	7	_	6	1	ns
tAS	Address Set-up Time	0	_	0	_	0	1	ns
tWP	Write Pulse Width	7		7	_	9	_	ns
tWR	Write Recovery Time	0	_	0	_	0	_	ns
tWHZ <sup>(2)</sup>	Write Enable to Output in High-Z <sup>(2)</sup>		4	<u> </u>	5	_	6	ns
tDW	Data Valid to End-of-Write	5	l —	5		6	_	ns
tDH	Data Hold from Write Time	0	T —	0	_	0		ns
tOW <sup>(2)</sup>	Output Active from End-of-Write <sup>(2)</sup>	2		2	_	2		ns

Both chip selects must be active for the device to be selected.


Preliminary only.

<sup>2.</sup> This parameter is guaranteed by device characterization, but is not production tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}_1$  transition LOW and CS2 transition HIGH.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

2976 drw 07

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 6)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2)




#### NOTES:

- 1. WE, CS1 or CS2 must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE, a LOW CS1 and a HIGH CS2.
- 3. twn, 2 is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.

  5. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- OE is continuously HIGH. If OE is LOW during a WE controlled write cycle, the write pulse width must be greater than or equal to twiz +tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 7. Transition is measured ±200mV from steady state.

### **ORDERING INFORMATION**



6.9

GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAM PRODUCTS
64K SRAM PRODUCTS
256/288K SRAM PRODUCTS
1M SRAM PRODUCTS
3.3V SRAM PRODUCTS
SPECIALTY SRAW PRODUCTS

(6)



### 256/288K SRAM PRODUCTS

The flagship 256/288K family of IDT SRAMs offers some of the fastest speeds in the industry in 4-bit wide and 8-bit wide configurations. The CMOS parts are as fast as 15ns, with the BiCMOS devices as fast as 10ns.

The 20ns 71256 offers the best standby power consumption in the industry in its "L" version, which makes it ideally suited for battery-operated equipment like notebook computers and portable instruments.

The CMOS x8 parts are especially suitable for cache memory applications in the PC market, while the BiCMOS offerings are directly applicable to many of today's workstation caches. The x4 parts are well suited for many workstation cache applications as well, such as R4000 cache.

High-performance communications applications can also benefit from the fast speeds and surface-mount packaging options offered in this family.

				Part			Speeds
Size	Org.	Features	Process	Number	Power	Commercial	Military
256/288K	64K x 4		CMOS	61298	SA	15,17,20	20,25
	64K x 4		BiCMOS	61B298	S	12,15,20	N/A
	64K x 4		BiCMOS	61B298	SA	10,12,15	N/A
	32K x 8	T	CMOS	71256	S/L	20,25,35	25,35,45,55,70,85
	32K x 8		CMOS	71256	SA	15,17	17,20
	32K x 8		BICMOS	71B256	S .	12,15,20	N/A
	32K x 8		BICMOS	71B256	SA	10,12,15	N/A
	32K x 9		BICMOS	71B259	S	10,12,15	N/A

7.

## 7

### **TABLE OF CONTENTS**

		PAGE
256/288K SRAM	PRODUCTS	
IDT61298SA	64K x 4 CMOS	7.1
IDT61B298	64K x 4 BiCMOS	7.2
IDT61B298SA	64K x 4 BiCMOS	7.3
IDT71256	32K x 8 CMOS	7.4
IDT71256SA	32K x 8 CMOS	7.5
IDT71B256	32K x 8 BiCMOS	7.6
IDT71B256SA	32K x 8 BiCMOS	7.7
IDT71B259	32K x 9 BiCMOS	7.8

and the second of the second o



### CMOS STATIC RAM 256K (64K x 4-BIT)

PRELIMINARY IDT61298SA

#### **FEATURES:**

- 64K x 4 high-speed static RAM
- Fast Output Enable (OE) pin available for added system flexibility
- · High speed (equal access and cycle times)
  - Military: 20/25ns (max.)
  - Commercial: 15/17/20ns (max.)
- · JEDEC standard pinout
- 300 mil 28-pin DIP, 300 mil 28-pin SOJ, and 300 mil 28-pin LCC
- Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- Inputs/Outputs TTL-compatible
- · Three-state outputs
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**


The IDT61298SA is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications.

The IDT61298SA features two memory control functions: Chip Select  $(\overline{CS})$  and Output Enable  $(\overline{OE})$ . These two functions greatly enhance the IDT61298SA's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available. The IDT61298SA offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability.

All inputs and outputs are TTL-compatible and the device operates from a single 5 volt supply. Fully static asynchronous

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992


### **DESCRIPTION (Continued)**


circuitry, along with matching access and cycle times, favor the simplified system design approach.

The IDT61298SA is packaged in a 28-pin Sidebraze or Plastic 300 mil DIP, an SOJ, plus an LCC, providing improved board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### **PIN CONFIGURATION**





**TOP VIEW** 

### TRUTH TABLE(1,2)

CS	ŌĒ	WE	I/O	Function
L	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (ISB)
Vнс(3)	Х	Х	High-Z	Deselected - Standby (ISB1)

#### NOTES:

1. H = Vih, L = Vil, x = Don't care.

- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHc or ≤VLc.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

### NOTES:

2971 tbl 02

2971 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE**

(TA = +25°C, f = 1.0MHz, SOJ Package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 3dV	5	pF	
Соит	Output Capacitance	Vout = 3dV	7	pF	

#### NOTE:

2971 tbl 03

 This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	oV	5V ± 10%
Commercial	0°C to +70°C	οV	5V ± 10%

2971 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc + 0.5V	٧
VIL .	Input Low Voltage	-0.5 <sup>(1)</sup>	<b>—</b>	0.8	٧

NOTE

2971 tbl 05

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5V \pm 10\%, VLc = 0.2V, VHc = Vcc - 0.2V)$ 

		61298	61298SA15		298SA15   61298SA17		61298SA20		61298SA25		
Symbol	Parameter	Com'i.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit	
Icc	Dynamic Operating Current  CS = VIL, Outputs Open  Vcc = Max., f = fMax <sup>(2)</sup>	140	_	135	. —	130	140	_	120	mA	
Isa	Standby Power Supply Current (TTL Level) CS ≥ VIH, Vcc = Max., Outputs Open, f = fмax <sup>(2)</sup>	45	_	40	_	40	45	_	40	mA	
ISB1	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \ge VHC$ , $VCC = Max$ ., $f = 0^{(2)}$ , $VLC \ge VIN \ge VHC$	20		20		20	30	_	30	mA	

#### NOTES:

- 1. All values are maximum guaranteed values.
- fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

<sup>1.</sup> VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2971 tbl 07




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			ID	T612989	SA	
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		_	5	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	_	5	μА
VoL	Output Low Voltage	IOL = 8mA, VCC = Min. IOL = 10mA, VCC = Min.	=	_	0.4 0.5	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_		٧


### AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$ , All Temperature Ranges)

		61298	SA15 <sup>(1)</sup>	61298SA17 <sup>(1)</sup>		61298SA20		61298SA25 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
tRC	Read Cycle Time	15	-	17	<u> </u>	20	_	25		ns
tAA	Address Access Time		15	_	17	_	20	_	25	ns
tACS	Chip Select Access Time		15	_	17		20	-	25	ns
tCLZ <sup>(3)</sup>	Chip Select to Output in Low-Z	4	1	4		4		4		ns
tCHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	-	7	_	8	-	8	_	9	ns
tOE	Output Enable to Output Valid	l –	7		8	_	8		9	ns
tOLZ <sup>(3)</sup>	Output Enable to Output in Low-Z	0	_	0	-	0	-	0		ns
tOHZ <sup>(3)</sup>	Output Disable to Output in High-Z		6	_	7	_	8	<b>—</b>	9	ns
tOH	Output Hold from Address Change	4		4	_	4	-	4	-	ns
tPU <sup>(3)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	-	0	_	ns
tPD <sup>(3)</sup>	Chip Deselect to Power-Down Time	_	15	_	17		20		25	ns
Write Cycle										
tWC	Write Cycle Time	15		17	_	20	_	25	I —	ns
tCW	Chip Select to End-of-Write	10	_	11	_	12	_	15		ns
tAW	Address Valid to End-of-Write	10	_	11	_	12	_	15	<del>-</del>	ns
tAS	Address Set-up Time	0		0	_	0		0		ns
tWP	Write Pulse Width	10	_	11	_	12		15		ns
tWR	Write Recovery Time	0	_	0		0		0	L <i>-</i>	ns
tDW	Data Valid to End-of-Write	7		8	<b>—</b>	8		10	_	ns
tDH	Data Hold Time	0	-	0	_	0		0	_	ns
tWHZ <sup>(3)</sup>	Write Enable to Output in High-Z	_	6	_	7		8		9	ns
tOW <sup>(3)</sup>	Output Active from End-of-Write	4	_	4		4		4		ns


0° to +70°C temperature range only.
 -55°C to +125°C temperature range only.

3. This parameter is guaranteed with AC test load (Figure 2) by device characterization, but is not production tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




#### NOTES:

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,3,5)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,2,5)




### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .

  3.  $\overline{\text{OE}}$  is continuously HiGH. If  $\overline{\text{OE}}$  is LOW during a  $\overline{\text{WE}}$  controlled write cycle, the write pulse width must be the greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the spectified twp.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

### ORDERING INFORMATION





### BICMOS STATIC RAM 256K (64K x 4-BIT)

IDT61B298

#### **FEATURES:**

- 64K x 4 BiCMOS Static RAM
- · High-speed address/chip select time
  - Commercial: 12/15/20ns
  - Military: 15/20ns
- Output Enable
- Single 5V (±10%) power supply
- · Input and output directly TTL-compatible
- Available in 28-pin 300 mil plastic DIP, 28-pin 300 mil Sidebraze DIP and 28-pin 300-mil plastic SOJ


#### DESCRIPTION:

The IDT61B298 is a 262,144-bit high-speed static RAM organized as 64Kx4. It is fabricated using IDT's high-perfomance high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 12ns are available. All inputs and outputs of the IDT61B298 are TTL-compatible and operation is from a single 5V supply.

The IDT61B298 is packaged in a 28-pin 300 mil plastic DIP, 28-pin 300 mil ceramic DIP and a 28-pin 300 mil SOJ.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992



### BICMOS STATIC RAM 256K (64K x 4-BIT)

PRELIMINARY IDT61B298SA

### **FEATURES:**

- · 64K x 4 advanced high-speed BiCMOS static RAM
- Equal access and cycle times
   Commercial: 10/12/15ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 28-pin Plastic DIP and SOJ packages


#### **DESCRIPTION:**

The IDT61B298SA is a 262,144-bit high-speed Static RAM organized as 64K x 4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT61B298SA has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT61B298SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT61B298SA is packaged in 28-pin 300 mil Plastic DIP and 28-pin 300 mil Plastic SOJ packages.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATION



DIP/SOJ **TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with	-0.5 to +7.0	٧
	Respect to GND		
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	W
lout	DC Output Current	50	mA

#### NOTES:

2895 tbl 02

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

CS	ŌĒ	WE	I/O	Function
L	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (ISB)
VHC <sup>(3)</sup>	Х	Х	High-Z	Deselected - Standby (ISB1)

#### NOTES:

2895 tbl 01

- 1.  $H = V_{1H}$ ,  $L = V_{1L}$ , X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHC or ≤VLC.

### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	6	pF
Ci/o	I/O Capacitance	Vout = 3dV	7	pF

#### NOTE:

1. This parameter is guaranteed by device characterization, but not production tested

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2895 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

		1	IDT61B298SA		
Symbol	Parameter	Test Condition	Min. Max.		Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	<u> </u>	5	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V



2895 tbl 06

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc-0.2V)$ 

		61B298SA10		61B298SA12		61B298SA15		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current $\overline{CS} \le V_{IL}$ , Outputs Open, $VCC = Max_{.}$ , $f = f_{MAX}^{(2)}$	170	_	160	_	150	_	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{CS} \ge VIH$ , Outputs Open, $VCC = Max., f = fMax^{(2)}$	45	_	40		35	-	mA
ISB1	Standby Power Supply Current (CMOS Level)  SS ≥ VHc, Outputs Open, Vcc = Max., f = 0 <sup>(2)</sup> VIN ≤ VLc or VIN ≥ VHc	35		35	_	35		mA

NOTES:


1. All values are maximum guaranteed values.

2. fMAX = 1/tRc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.


### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2895 tbl 07



2895 drw 03



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Range)

		61B298SA10		61B298SA12		61B298SA15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le							
trc	Read Cycle Time	10		12	l —	15	_	ns
taa	Address Access Time	<u> </u>	10		12	_	15	ns
tacs	Chip Select Access Time	_	10	_	12		15	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	2	_	2		2	l –	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
toe	Output Enable to Output Valid		5	_	6		7	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	2		2	_	2	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	4	0	4	0	5	ns
ton ·	Output Hold from Address Change	3	_	3	_	3	l –	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	_	0		0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	_	10		12		15	ns
Write Cyc	le							
twc	Write Cycle Time	10	_	12	_	15	_	ns
taw	Address Valid to End of Write	9	_	9	_	10	_	ns
tcw	Chip Select to End of Write	7	_	8		9	_	ns
tas	Address Set-up Time	0		0	_	0	_	ns
twp	Write Pulse Width	7		8	_	9		ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	5	_	6		7		ns
tDH	Data Hold Time	0		0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2		2		ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z	0	6	0	6	0	7	ns


### NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




#### NOTES:


- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

# 7

### TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3.  $\overline{OE}$  is continuously  $\overline{HI}$ GH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE low transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

#### ORDERING INFORMATION



### CMOS STATIC RAM 256K (32K x 8-BIT)

IDT71256S IDT71256L

#### **FEATURES:**

- · High-speed address/chip select time
  - Military: 25/30/35/45/55/70/85/100/120/150ns (max.)
  - Commercial: 20/25/35/45ns (max.)
- · Low-power operation
- Battery Backup operation 2V data retention
- Produced with advanced high-performance CMOS technology
- · Input and output directly TTL-compatible
- Available in standard 28-pin (600 mil) CERDIP, 28-pin (300 or 600 mil) plastic DIP, 28-pin (300 mil) ceramic sidebraze DIP, 28-pin (330 mil) SOIC and (300 mil) SOJ, 28-pin CERPACK, 32-pin LCC or PLCC, 28-pin LCC
- · Military product compliant to MIL-STD-883, Class B
- This function is listed as Standard Military Drawing #5962-88552 (L-Power) and #5962-88662 (S-Power)

#### **DESCRIPTION:**


The IDT71256 is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Address access times as fast as 20ns are available with power consumption of only 350mW (typ.). The circuit also offers a reduced power standby mode. When  $\overline{\text{CS}}$  goes HIGH, the circuit will automatically go to, and remain in, a low-power standby mode as long as  $\overline{\text{CS}}$  remains HIGH. In the full standby mode, the low-power device consumes less than 15 $\mu$ W, typically. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 5 $\mu$ W when operating off a 2V battery.

The IDT71256 is packaged in a 28-pin (330 mil) gull-wing or 300 mil J-bend SOIC, a 28-pin 600 mil CERDIP, 28-pin (300 or 600 mil) plastic DIP, 28-pin (300 mil) ceramic sidebraze DIP, 28-pin CERPACK, 32-pin LCC or PLCC, 28-pin LCC, providing high board-level packing densities.

The IDT71256 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


#### **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992


#### PIN CONFIGURATIONS



## DIP/SOJ/SOIC



#### 32-Pin LCC/PLCC TOP VIEW



28-Pin LCC TOP VIEW

#### PIN DESCRIPTIONS

Name	Description
A0-A14	Addresses
I/O0-I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2946 tbl 01

#### TRUTH TABLE(1)

WE	CS	ŌĒ	I/O	Function
. X	Н	Х	High-Z	Standby (ISB)
Х	Vнс	Х	High-Z	Standby (ISB1)
Н	L	н	High-Z	Output Disabled
Н	L	L	Douт	Read Data
L	L	Х	Din	Write Data

NOTE:

1. H = VIH, L = VIL, X = Don't Care

2946 tbl 02

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

2946 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	11	рF	
Cout	Output Capacitance	Vout = 0V	11	рF	

#### NOTE:

7.4

2946 thi 04

2

 This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2946 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

2946 tbl 06

1.  $V_{IL}$  (min.) = -3.0V for pulse width less than 20ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

	Parameter		71256	5x20	71256x25		71256x30		71256x35		
Symbol		Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	lcc Dynamic Operating Current CS ≤ V <sub>IL</sub> , Outputs Open	S	155		145	150		145	135	140	mA
Vcc = Max., f = fmax <sup>(3)</sup>	L	135		115	130		125	105	120		
ISB	Standby Power Supply Current (TTL Level)	S	20	_	20	20	-	20	20	20	mA
Current (TTL Level)  CS ≥ VIH, VCC = Max.,  Outputs Open, f = fмax <sup>(3)</sup>	L	3	_	3	3	_	3	3	3		
ISB1	ISB1   Full Standby Power Supply   Current (CMOS Level)   CS ≥ VHc, Vcc = Max., f = 0	s	15		15	20	_	20	15	20	mA
		. L	0.4	_	0.4	1.5	_	1.5	0.4	1.5	

	Parameter		71256x45		71256x55		71256x70		71256x85 <sup>(5)</sup>		71256x100		
Symbol		Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current CS ≤ VIL, Outputs Open VCC = Max., f = fMax <sup>(3)</sup>	S	130	135	Ī —	135	-	135		135		135	mA
		L	100	115	_	115	_	115	_	115		115	
ISB	Standby Power Supply Current (TTL Level)	S	20	20	_	20	-	20	_	20	-	20	mA
	Outputs Open, f = fMAX <sup>(3)</sup>	L	3	3	-	3		3	_	3	_	3	
ISB1	Full Standby Power Supply	S	15	20	_	20		20	_	20		20	mA
	Current (CMOS Level) CS ≥ VHC, VCC = Max., f = 0	L	0.4	1.5		1.5		1.5		1.5	_	1.5	-

#### NOTES:

1. All values are maximum guaranteed values.

2. An "x" in part numbers indicates power rating (S or L).

3. fmax = 1/tnc, all address inputs cycling at fmax; f = 0 means no address pins are cycling.

4. Standby current mode not available at 20ns.

Also available: 120 and 150 ns military devices.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2946 tb! 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

				10	IDT71256S			IDT71256L			
Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_		10 5		_	5 2	μА	
lLO	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	MIL. COM'L.	_	_	10 5	_	_	5 2	μА	
<b>V</b> OL	Output Low Voltage	IOL = 8mA, Vcc = Min.			_	0.4	_	_	0.4	٧	
		loL = 10mA, Vcc = Min.		_		0.5			0.5		
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.		2.4			2.4	_	_	٧	

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

					Ty Vo	p. <sup>(1)</sup> :c @		lax. cc @	
Symbol	Parameter	Test Cond	Test Condition		2.0v	3.0V	2.0V	3.07	Unit
VDR	Vcc for Data Retention			2.0			_	_	٧
ICCDR	Data Retention Current		MIL. COM'L.	_	_		500 120	800 200	μА
todr	Chip Deselect to Data Retention Time	CS ≥ VHC		0		_	_	_	ns
t <sub>R</sub> (3)	Operation Recovery Time	1	l	tRC <sup>(2)</sup>		_		_	ns

#### NOTES:

- 1. Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

#### LOW Vcc DATA RETENTION WAVEFORM



7.4

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			SS20 <sup>(1)</sup>		6S25 6L25	71256 71256		71256 71256		7125 7125		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle			•	•							
tRC	Read Cycle Time	20		25	_	30	_	35	_	45	_	ns
taa	Address Access Time	-	20	_	25	_	30	_	35		45	ns
tacs	Chip Select Access Time	_	20		25	_	30	_	35	_	45	ns
tclz <sup>(2)</sup>	Chip Select to Output in Low-Z	5	_	5	_	5	_	5		5		ns
tcHZ <sup>(2)</sup>	Chip Deselect to Output in High-Z	_	10	_	11		15	_	15	_	20	ns
toe	Output Enable to Output Valid	_	10		11	-	13	_	15	_	20	ns
tolz <sup>(2)</sup>	Output Enable to Output in Low-Z	2	_	2	_	2	_	2	-	0	_	ns
tonz <sup>(2)</sup>	Output Disable to Output in High-Z	2	8	2	10	2	12	2	15		20	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	-	5	_	ns
Write Cy	cle											
twc	Write Cycle Time	20	_	25	1	30	_	35	_	45	_	ns
tcw	Chip Select to End-of-Write	15	_	20	_	25	_	30	_	40	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	25		30	_	40	_	ns
tas	Address Set-up Time	0		0	1	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	25		30	_	35	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0		ns
tow	Data to Write Time Overlap	11		13	_	14		15	_	20	_	ns
twhz <sup>(2)</sup>	Write Enable to Output in High-Z	-	10	-	11	_	15	_	15	_	20	ns
tDH	Data Hold from Write Time	0	_	0	_	0		0	_	0	_	ns
tow <sup>(2)</sup>	Output Active from End-of-Write	5	_	5	_	5		5	_	5		ns

NOTES:

0° to +70°C temperature range only.
 This parameter guaranteed by device characterization, but is not production tested.
 -55° to +125°C temperature range only.

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71256S55 <sup>(1)</sup> 71256S70 <sup>(1)</sup> 71256L70 <sup>(1)</sup>		71256S85 <sup>(1)</sup> 71256L85 <sup>(1)</sup>		71256S 71256L				
Symbol	Parameter		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	55		70	_	85		100		ns
taa	Address Access Time		55		70	_	85		100	ns
tacs	Chip Select Access Time		55		70	_	85		100	ns
tclz <sup>(2)</sup>	Chip Deselect to Output in Low-Z	5		5	_	5	— <sup>_</sup>	5	_	ns
tcHZ <sup>(2)</sup>	Output Enable to Output in Low-Z		25		30	_	35	_	40	ns
toe	Output Enable to Output Valid	· _	25	_	30		35	-	40	ns
tolz <sup>(2)</sup>	Output Enable to Output in Low-Z	0	_	0 ,	_	0		0	_	ns
tonz(2)	Output Disable to Output in High-Z	0	25	0	30	_	35		40	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_	ns
Write Cy	rcle									
twc	Write Cycle Time	55	<u> </u>	70		85		100		ns
tcw	Chip Select to End-of-Write	50		60		70		80		ns
taw	Address Valid to End-of-Write	50		60	_	70		80	_	ns
tas	Address Set-up Time	0		0	_	0		0		ns
twp	Write Pulse Width	40		45	_	50		55	_	ns
twr	Write Recovery Time	0	_	0	1	0		0	_	ns
tow	Data to Write Time Overlap	25	l —	30		35	_	40	_	ns
<b>t</b> DH	Data Hold from Write Time (WE)	0	-	0	-	0		0	_	ns
twnz <sup>(2)</sup>	Write Enable to Output in High-Z	_	25		30	_	35	_	40	ns
tow <sup>(2)</sup>	Output Active from End-of-Write	5		5	_	5		5	_	ns


7.4

#### NOTES:


- -55°C to +125°C temperature range only.
   This parameter guaranteed by device characterization, but is not production tested.
   Also available: 120 and 150 ns military devices.

## 7


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4.  $\overline{OE} = V_{1L}$ .
- 5. Transition is measured  $\pm 200 \text{mV}$  from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5, 7)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp. For a  $\overline{CS}$  controlled write cycle,  $\overline{OE}$  may be LOW with no degradation to tow.

#### ORDERING INFORMATION



### CMOS STATIC RAM 256K (32K x 8-BIT)

PRELIMINARY IDT71256SA

#### **FEATURES:**

- 32K x 8 advanced high-speed CMOS static RAM
- · Equal access and cycle times
  - Military: 17/20ns
- Commercial: 15/17ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Military product compliant to MIL-STD-883, Class B
- Available in 28-pin Sidebraze DIP, Plastic DIP, Plastic SOJ, and 32-pin LCC packages


#### **DESCRIPTION:**

The ID71256SA is a 262,144-bit high-speed Static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71256SA has an output enable pin which operates as fast as 7ns, with address access times as fast as 15ns. All bidirectional inputs and outputs of the IDT71256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71256SA is packaged in 28-pin 300 mil Sidebraze DIP, 28-pin 300 mil Plastic DIP, 28-pin 300 mil Plastic SOJ, and 32-pin Leadless Chip Carrier packages.


#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

#### PIN CONFIGURATION



DIP/SOJ **TOP VIEW** 

#### TRUTH TARLE(1,2)

CS	ΟE	WE	1/0	Function							
L.	L	Н	DATAOUT	Read Data							
L	Χ	L	DATAIN	Write Data							
L	Н	Н	High-Z	Outputs Disabled							
Н	Х	Х	High-Z	Deselected — Standby (IsB)							
VHC(3)	Х	X	High-Z	Deselected — Standby (IsB1)							

- 1. H = ViH, L = ViL, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHC or ≤VLC.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.25	1.25 ·	W
lout	DC Output Current	50	50	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

#### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CI/O	I/O Capacitance	Vout = 3dV	7	рF
NOTE:				2948 thl 03

#### NOTE:

2948 tbl 01

1. This parameter is guaranteed by device characterization, but not production tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2948 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА
llo	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, Vout = GND to Vcc	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.	<del>-</del>	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

2948 thl 05

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc-0.2V)$ 

		71256	71256SA15		71256SA17		71256SA20	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current <del>CS</del> ≤ VIL, Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	150	_	145	160	_	150	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{CS} \ge VIH$ , Outputs Open, $VCC = Max.$ , $f = fMAX^{(2)}$	45	-	40	50	_	45	mA
ISB1	Standby Power Supply Current (CMOS Level) $\overline{CS} \ge V$ Hc, Outputs Open, Vcc = Max., f = $0^{(2)}$ $V$ IN $\le V$ Lc or $V$ IN $\ge V$ Hc	20	_	20	30	-	30	mA

#### NOTES:

1. All values are maximum guaranteed values.

fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2948 tbl 07





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tCLz, toLz, tCHz, tOHz, tOW, and tWHz)

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71256SA15 <sup>(1)</sup>		71250	71256SA17		SA20 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le							
trc	Read Cycle Time	15		17	_	20		ns
taa	Address Access Time		15		17		20	ns
tacs	Chip Select Access Time		15		17		20	ns
tclz <sup>(3)</sup>	Chip Select to Output in Low-Z	4		4		4	_	ns
tcHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	0	7	0	8	0	8	ns
toe	Output Enable to Output Valid		7		8		8	ns
tolz <sup>(3)</sup>	Output Enable to Output in Low-Z	0		0		0		ns
tonz <sup>(3)</sup>	Output Disable to Output in High-Z		6	0	7	0	8	ns
tон	Output Hold from Address Change	4		4	_	4	_	ns
tPU <sup>(3)</sup>	Chip Select to Power Up Time	0		0	_	0	_	ns
tPD <sup>(3)</sup>	Chip Deselect to Power Down Time	1	15		17		20	ns
Write Cyc	le							
twc	Write Cycle Time	15	_	17	_	20	_	ns
taw	Address Valid to End of Write	10		11	_	12		ns
tcw	Chip Select to End of Write	10		11	-	12	ļ	ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	10	_	11	1	12	_	ns
twn	Write Recovery Time	0		0		0	_	ns
tDW	Data Valid to End of Write	7		8	_	8		ns
tDH	Data Hold Time	0		0		0	_	ns
tow <sup>(3)</sup>	Output Active from End of Write	4		4		4		ns
twнz <sup>(3)</sup>	Write Enable to Output in High-Z	0	6	. 0	7	0	- 8	ns

#### NOTES:


1.  $0^{\circ}$  to +70°C temperature range only.

2. -55° to +125°C temperature range only.


3. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.



### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




- WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

## 7

## TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.

#### **ORDERING INFORMATION**



2948 drw 08



### BICMOS STATIC RAM 256K (32K x 8-BIT)

IDT71B256

#### **FEATURES:**

- · 32K x 8 BiCMOS Static RAM
- · High-speed address /chip select time
  - Military: 20ns
  - Commercial: 12/15/20ns
- · One Chip Select plus one Output Enable pin
- Single 5V (±10%) power supply
- · Input and output directly TTL-compatible
- Available in 28-pin sidebraze ceramic, 300 mil DIP; 300 mil plastic DIP and 28-pin, 300 mil plastic SOJ packages


#### DESCRIPTION:

The IDT71B256 is a 262,144-bit high-speed static RAM organized as 32Kx8. It is fabricated using IDT's high-perfomance high-reliability BiCEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 12ns are available. All inputs and outputs of the IDT71B256 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT71B256 is packaged in a 28-pin, 300-mil side-braze 28-pin, 300 mil plastic DIP and 28-pin, 300-mil SOJ packages.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992



### BICMOS STATIC RAM 256K (32K x 8-BIT)

PRELIMINARY IDT71B256SA

#### **FEATURES:**

- · 32K x 8 advanced high-speed BiCMOS static RAM
- Equal access and cycle times
   Commercial: 10/12/15ns
- Commercial: 10/12/15/IS
- · One Chip Select plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 28-pin 300 mil plastic DIP and plastic SOJ packages


#### **DESCRIPTION:**

The IDT71B256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B256SA has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All inputs and outputs of the IDT71B256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71B256SA is packaged in 28-pin 300 mil plastic DIP and 28-pin 300-mil SOJ packages.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	W
lout	DC Output Current	50	mA

#### NOTES:

2894 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

CS	ŌĒ	WE	I/O	Function
L	L.	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Ι	Ι	High-Z	Output Disabled
Н	X	Х	High-Z	Deselected - Standby (Isa)
V <sub>HC</sub> (3)	Χ	Χ	High-Z	Deselected - Standby (IsB1)

#### NOTES:

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , x = Don't care. 2.  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} = -0.2V$ .
- Other inputs ≥VHc or ≤VLc.

### **CAPACITANCE**

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

2894 tbl 01

2894 tbl 03

 This parameter is guaranteed by device characterization, but not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	1	0.8	٧

#### NOTE:

2894 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

		'	IDT71E	3256SA	ļ
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μΑ
llo	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, VouT = GND to Vcc	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

2894 tbl 06

### DC ELECTRICAL CHARACTERISTICS(1)

(VCC =  $5.0V \pm 10\%$ , VLC = 0.2V, VHC = VCC-0.2V)

Symbol	Parameter	71B256SA10	71B256SA12	71B256SA15	Unit
lcc	Dynamic Operating Current CS ≤ VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	180	170	160	mA
ISB	Standby Power Supply Current (TTL Level)  CS ≥ VIH, Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>	45	40	35	mA
ISB1	Standby Power Supply Current (CMOS Level)  CS ≥ VHc, Outputs Open, Vcc = Max., f = 0 <sup>(2)</sup> Vin ≤ VLc or Vin ≥ VHc	35	35	35	mA


#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address lines are changing.

#### **AC TEST CONDITIONS**


7.0 . HO! CO!!D!!!C!!C	
input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2894 tbl 07



2894 drw 03

Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating


### AC ELECTRICAL CHARACTERISTICS ( $Vcc = 5.0V \pm 10\%$ )

		71B256SA10		71B25	6SA12	71B256SA15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le							
tRC	Read Cycle Time	10		12		15	_	ns
taa	Address Access Time		10		12	_	15	ns
tacs	CS Access Time	_	10		12		15	ns
tcLZ <sup>(1)</sup>	CS to Output in Low-Z	2	_	2		2	_	ns
tcHz.(1)	CS to Output in High-Z	0	_ 5	0	6	0	7	ns
toE	OE to Output Valid		5	-	6	_	7	ns
toLZ <sup>(1)</sup>	OE to Output in Low-Z	2	_	2		2		ns
tonz <sup>(1)</sup>	OE to Output in High-Z	0	4	0	4	0	5	ns
tон	Output Hold from Address Change	3		3		3		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0	-	0	-	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		10	_	12	_	15	ns
Write Cyc	le							
twc	Write Cycle Time	10		12		15		ns
taw	Address Valid to End of Write	9	_	9		10	_	ns
tcw	CS to End of Write	7		8		9	_	ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	7		8		9		ns
twn	Write Recovery Time	0	_	0	_	0	1	ns
tDW	Data Valid to End of Write	5		6	_	7		ns
tDH	Data Hold Time	0		0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2		2	_	ns
twHZ <sup>(1)</sup>	WE to Output in High-Z	0	6	0	6	0	7	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

## 7

### TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



#### NOTES:

- WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. During a WE controlled write cycle with OE LOW, two must be greater than twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as two.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.

#### ORDERING INFORMATION





### BICMOS STATIC RAM 288K (32K x 9-BIT)

PRELIMINARY IDT71B259

#### **FEATURES:**

- · 32K x 9 advanced high-speed BiCMOS static RAM
- Equal access and cycle times
- Commercial: 10/12/15ns
- · Two Chip Selects plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 32-pin plastic SOJ package


#### DESCRIPTION:

The IDT71B259 is a 288K high-speed static RAM organized as 32K x 9. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B259 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns available. All inputs and outputs of the IDT71B259 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.

The IDT71B259 is packaged in a 32-pin 300 mil plastic SOJ package.


#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## 7

#### PIN CONFIGURATION



SOJ TOP VIEW

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	ů
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

#### NOTES:

- 2896 thi 02
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

	INPUTS				
WE	CS1	CS2	ŌĒ	I/O	FUNCTION
X	Н	Х	Х	High-Z	Deselected-Standby (ISB)
X	VHC <sup>(3)</sup>	Х	Х	High-Z	Deselected-Standby (ISB1)
Х	Х	L	Х	High-Z	Deselected-Standby (ISB)
X	Х	VLC <sup>(3)</sup>	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Η	Н	High-Z	Outputs Disabled
Н	L	Ι	L	DOUT	Read Data
L	L	Η	Х	DIN	Write Data

### NOTES:

- H = V<sub>I</sub>H, L = V<sub>I</sub>L, X = Don't care.
   VLc = 0.2V, VHC = Vcc -0.2V.
- 2. VLC = 0.2V, VHC = VCC-0.2V.
- 3. Other inputs ≥VHc or ≤VLc.

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Max.	Unit
CIN	Input Capacitance	6	pF
C <sub>l/O</sub>	I/O Capacitance	7	pF

#### NOTE:

2896 tbl 03

This parameter is guaranteed by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	<b>5</b> .5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2896 tbl 01

2896 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71B259		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
111	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА
ILO	Output Leakage Current	Vcc = Max., CS1 = ViH, CS2 = ViL, Vout = GND to Vcc	T -	5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	<b>—</b>	0.4	٧
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	٧

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		71B25	71B259S10		71B259S10 71B259S12		71B259S12 71B259S15		9S15	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit		
lcc	Dynamic Operating Current, CS2 ≥ V <sub>IH</sub> and CS1 ≤ V <sub>IL</sub> , Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	175	-	170	_	165	_	mA		
ISB	Standby Power Supply Current (TTL Level)  CS1 ≥ VIH or CS2 ≤ VIL, Outputs Open,  Vcc = Max., f = fMAX <sup>(2)</sup>	55	_	50		45	_	mA		
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHc or CS2 ≤ VLc, Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLc or VIN ≥ VHc	50	_	35		35	_	mA		

#### NOTES:

1. All values are maximum guaranteed values.

2.fmax = 1/tmc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

#### 2896 tbl 06

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2896 tbl 07

2896 drw 03





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Commercial Temperature Range)

		71B259S10 Min. Max.		71B259S12		71B259S15		
Symbol	Parameter		Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
trc	Read Cycle Time	10		12		15	_	ns
taa	Address Access Time	_	10	_	12	_	15	ns
tacs	Chip Select Access Time		10		12	_	15	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3	T -	3	l –	3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
toE	Output Enable to Output Valid	_	5	_	6	_	7	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	1		1		1	_	ns
tонz <sup>(1)</sup>	Output Disable to Output in High-Z	0	5	, 0	6	. 0	7	ns
ton .	Output Hold from Address Change	3		3	_	3	_	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	_	10	_	12	_	15	ns
Write Cycle		.*						
twc	Write Cycle Time	10		12	_	15	_	ns
taw	Address Valid to End of Write	9		9	_	10	_	ns
tcw	Chip Select to End of Write	9	_	9	_	10	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	9		9		10	_	ns
twn	Write Recovery Time	0		0		0	_	ns
tow	Data Valid to to End of Write	7	-	8	_	8	_	ns
tDH	Data Hold Time	0	_	0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	3		3		3		ns
twHz <sup>(1)</sup>	Write Enable to Output in High-Z	0	5	0	6	0	7	ns


NOTE:

<sup>1.</sup> This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS1 is LOW, CS2 is HIGH.
- 3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

## 7

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5, 7)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1, 2, 5)



- 1. WE must be HIGH, CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. twn is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CST LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CST and CS2 must both be active during the tow period.
- 6. Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.

#### **ORDERING INFORMATION**



GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAW PRODUCTS
64K SRAW PRODUCTS
256/288K SRAM PRODUCTS

## 1M SRAM PRODUCTS

3.3V SRAM PRODUCTS
SPECIALTY SRAM PRODUCTS

2

3)

4

inima. . .



## 1M SRAM PRODUCTS

The 1M family consists of both fast CMOS and very fast BiCMOS devices. The latter include revolutionary pinout versions (center power and ground) for the ultimate in speed while maintaining system noise control.

Speeds as fast as 15ns are available in the CMOS commercial versions, with 20ns available in military offerings, and low power versions available. The x8 version of these products is

especially well suited for the next generation size of caches in high-end PC applications.

The BiCMOS 1M family is offered both in evolutionary and revolutionary pinout, with the latter available in speeds as fast as 10ns. These SRAMs are ideally suited for workstation cache applications and communications high-speed data buffering.

Size	Org.	Features	Process	Part Number	Power	Speeds		
						Commercial	Military	
1M	256K x 4		CMOS	71028	S/L	15,17	20,25	
	256K x 4		BiCMOS	71B028	S	15,17	N/A	
	256K x 4	Center Pwr	BiCMOS	71B128	S	10,12,15	N/A	
	128K x 8		CMOS	71024	S/L	15,17	20,25	
	128K x 8		BiCMOS	71B024	S	15,17	N/A	
	128K x 8	Center Pwr	BiCMOS	71B124	S	10,12,15	N/A	



## **TABLE OF CONTENTS**

		PAGE
1M SRAM PRO	DUCTS	
DT71028	256K x 4 CMOS	8.1
DT71B028	256K x 4 BiCMOS	8.2
DT71B128	256K x 4 BiCMOS Center Power/GND	8.3
DT71024	128K x 8 CMOS	8.4
DT71B024	128K x 8 BiCMOS	8.5
DT71B124	128K x 8 BiCMOS Center Power/GND	8.6



### CMOS STATIC RAM 1 MEG (256K x 4-BIT)

ADVANCE INFORMATION IDT71028

#### **FEATURES:**

- 256K x 4 advanced high-speed CMOS static RAM
- · Equal access and cycle times
  - Military: 20/25ns
  - Commercial: 15/17ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data Inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Available in 28-pin Ceramic DIP, Plastic DIP, and Plastic SOJ packages
- · Military product compliant to MIL-STD-883, Class B


### **DESCRIPTION:**

The IDT71028 is a 1,024,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71028 has an output enable pin which operates as fast as 6ns, with address access times as fast as 15ns. All bidirectional inputs and outputs of the IDT71028 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71028 is packaged in 28-pin 400-mil Ceramic DIP, 28-pin 400 mil Plastic DIP, and 28-pin 400-mil Plastic SOJ packages.

### **FUNCTIONAL BLOCK DIAGRAM**




The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1992

### PIN CONFIGURATION



DIP/SOJ **TOP VIEW** 

### TRUTH TABLE(1,2)

CS	ŌĒ	WE	1/0	Function				
L	L	Н	DATAOUT	Read Data				
L	Χ	L	. DATAIN Write Data					
L	Н	Н	High-Z	Output Disabled				
Н	Х	Х	High-Z	Deselected - Standby (IsB)				
Vнс <sup>(3)</sup>	Х	Х	High-Z	Deselected - Standby (IsB1)				
NOTES:				2966 tbl 01				

#### NOTES:

- 1. H = VIH, L = VIL, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- Other inputs ≥VHC or ≤VLC.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>\</b>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.25	1.25	W
lout	DC Output Current	50	50	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	8	pF
CI/O	I/O Capacitance	Vout = 3dV	8	pF

2966 tbl 03

1. This parameter is guaranteed by device characterization, but not production tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2966 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT	IDT71028	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = VIH, VOUT = GND to Vcc	_	5	μΑ
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	<del>-</del>	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			71028S15		71028S17		3S20	71028S25		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current, <del>CS</del> ≤ V <sub>I</sub> L, Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>		1	145	_	_	155		140	mA
IsB	Standby Power Supply Current (TTL Level)  CS ≥ ViH, Outputs Open,  Vcc = Max., f = fMax <sup>(2)</sup>		_	35	_	_	40	_	35	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS ≥ VHC, Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> . VIN ≤ VLC or VIN ≥ VHC	15		15	_		20	_	20	mA

NOTES:

1.All values are maximum guaranteed values.

2966 tbl 06

2.fmax = 1/tnc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2966 tbl 07





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, and twHz)

8


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7102	8S15 <sup>(1)</sup>	7102	28S17	7102	3S20 <sup>(2)</sup>	71028	S25 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
tric	Read Cycle Time	15	_	17	_	20		25	_	ns
taa	Address Access Time	_	15	_	17		20	_	25	ns
tacs	Chip Select Access Time	T -	15	_	17	_	20	_	25	ns
tcLZ <sup>(3)</sup>	Chip Select to Output in Low-Z	3		3	-	3	_	3		ns
tcHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	0	7	0	8	0	8	0	10	ns
toe	Output Enable to Output Valid		7	-	8	_	8	_	10	ns
tolz <sup>(3)</sup>	Output Enable to Output in Low-Z	0		0	_	0	_	0		ns
tонz <sup>(3)</sup>	Output Disable to Output in High-Z	0	5	0	6	0	7	0	10	ns
tон	Output Hold from Address Change	4	_	4	_	4		4	_	ns
t <sub>PU</sub> (3)	Chip Select to Power Up Time	0		0		0		0		ns
tPD <sup>(3)</sup>	Chip Deselect to Power Down Time	-	15	[	17	_	20	l –	25	ns
Write Cycle	•									
twc	Write Cycle Time	15	_	17	_	20		25		ns
taw	Address Valid to End of Write	12		13		15	_	15		ns
tcw	Chip Select to End of Write	12		13	_	15	_	15	<u> </u>	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
twp	Write Pulse Width	12	_	13	_	15		15	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	8	_	9	_	9	_	10		ns
tDH	Data Hold Time	0	_	0	_	0	_	0		ns
tow <sup>(3)</sup>	Output Active from End of Write	3		3		4	_	4		ns
twHz <sup>(3)</sup>	Write Enable to Output in High-Z	0	5	0	7	0	8	0	9	ns


1. 0° to +70°C temperature range only.

-55°C to +125°C temperature range only.
 This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1(1)




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- Address must be valid prior to or coincident with the later of transition LOW; otherwise tax is the limiting parameter.
   OE is LOW.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.

### ORDERING INFORMATION



### BICMOS STATIC RAM 1 MEG (256K x 4-BIT)

PRELIMINARY IDT71B028

#### **FEATURES:**

- · 256K x 4 advanced high-speed BiCMOS static RAM
- · Equal access and cycle times
  - Commercial: 15/17ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data Inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 28-pin Plastic DIP and Plastic SOJ packages


### **DESCRIPTION:**

The IDT71B028 is a 1,024,576-bit high-speed static RAM organized as 256K  $\times$  4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B028 has an output enable pin which operates as fast as 6ns, with address access times as fast as 15ns. All bidirectional inputs and outputs of the IDT71B028 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71B028 is packaged in 28-pin 400 mil Plastic DIP and 28-pin 400-mil Plastic SOJ packages.


### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to <sub>.</sub> +7.0	٧
Ta	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

#### NOTES:

2992 tbl 02

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

_											
	CS	ŌĒ	WE	I/O	Function						
	L	١	Н	DATAOUT Read Data							
[	L	Х	X L DATAIN Write Data								
	L,	Н	Н	High-Z	Outputs Disabled						
Į	Н	Х	Χ	High-Z	Deselected - Standby (IsB)						
ſ	Vнс <sup>(3)</sup>	Х	Х	High-Z	Deselected - Standby (IsB1)						
ī	NOTES:				2992 tbl 01						

#### NOTES:

- 1. H = ViH, L = ViL, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs ≥VHC or ≤VLC.

### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	6	рF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

1. This parameter is guaranteed by device characterization, but not production tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

### NOTE:

2992 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V + 10%

			IDT71B028 Min. Max.		
Symbol	Parameter	Test Condition			Unit
[LI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μΑ
[llo]	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	_	V

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, Vcc = 0.2V, Vcc = Vcc - 0.2V)$ 

		71B0	28S15	71B028S17		J	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Unit	
Icc	Dynamic Operating Current, CS2 ≥ ViH and CS1 ≤ ViL, Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>	190	-	180		mA	
ISB	Standby Power Supply Current (TTL Level)  CS1 ≥ ViH or CS2 ≤ ViL, Outputs Open,  Vcc = Max., f = fmax <sup>(2)</sup>	55	_	50	_	mA	
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHc or CS2 ≤ VLc Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLc or VIN ≥ VHc	40	_	40	_	mA	

#### NOTES:

1.All values are maximum guaranteed values.


2.fmax = 1/tmc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

#### 2992 tbl 06


### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2992 tbl 07



2992 0



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating


### AC ELECTRICAL CHARACTERISTICS ( $Vcc = 5.0V \pm 10\%$ )

		71B0	71B028S15		71B028S17	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle						
trc	Read Cycle Time	15		17		ns
taa	Address Access Time		15		17	ns
tacs	Chip Select Access Time		15		17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3		3		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	8	0	8	ns
toe	Output Enable to Output Valid		8	_	9	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	7	0	7	ns
toн	Output Hold from Address Change	4		4	-	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		15	_	17	ns
Write Cycle					:	
twc	Write Cycle Time	15	_	17	_	ns
taw	Address Valid to End of Write	12	_	12		ns
tcw	Chip Select to End of Write	12	_	12	_	ns
tas	Address Set-up Time	0	_	0	_	ns
twp	Write Pulse Width	12		12	-	ns
twr	Write Recovery Time	0	-	0		ns
tDW	Data Valid to End of Write	8	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	3	_	3	_	ns
tw <sub>H</sub> z <sup>(1)</sup>	Write Enable to Output in High-Z	0	8	0	8	ns


NOTE:

<sup>1.</sup> This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

### 8

### TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,2,5)}$



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a low WE.
- 2. A white occurs during the overlap of a EOW of all of the WE.
  3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified two.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.

### ORDERING INFORMATION





# BICMOS STATIC RAM 1 MEG (256K x 4-BIT) REVOLUTIONARY PINOUT

ADVANCE INFORMATION IDT71B128

#### **FEATURES:**

- 256K x 4 advanced high-speed BiCMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise
- Equal access and cycle times
   Commercial: 10/12/15ns
- · One Chip Select plus one Output Enable pin
- Bidirectional data Inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Available in JEDEC 32-pin Plastic DIP and Plastic SOJ packages


#### DESCRIPTION:

The IDT71B128 is a 1,024,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC center pin power/GND pinout reduces noise generation and improves high speed system performance.

The IDT71B128 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71B128 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71B128 is packaged in 28-pin 400 mil Plastic DIP and 28-pin 400-mil Plastic SOJ packages.


#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

#### NOTES:

2950 thl 02

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

cs	ŌĔ	WE	1/0	Function
L	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Η	H	High-Z	Outputs Disabled
Н	Х	Χ	High-Z	Deselected - Standby (IsB)
VHC(3)	Х	Х	High-Z	Deselected - Standby (IsB1)
NOTES:				2950 tbl 01

- 1. H = VIH, L = VIL, X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- Other inputs ≥VHC or ≤VLC.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	V1N = 3dV	8	рF
CI/O	I/O Capacitance	Vout = 3dV	8	рF
NOTE:				2950 tbl 03

2950 th/ 03

1. This parameter is guaranteed by device characterization, but not production tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2950 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V + 10%

			IDT7		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	-	5	μА
lto	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		5	μА
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	. <del>-</del>	0.4	V
Vон	Output High Voltage	loн = -4mA, Vcc = Min.	2.4		V

### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, Vcc = 0.2V, Vcc = Vcc - 0.2V)$ 

		71B1	71B128S10		28S12	71B128S15		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, <del>CS</del> ≤ VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	165	-	155	_	150	_	mA
ISB	Standby Power Supply Current (TTL Level)  SS ≥ ViH, Outputs Open,  Vcc = Max., f = fMax <sup>(2)</sup>	35		30	_	30		mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS ≥ VHC, Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , Vin ≤ VLC or Vin ≥ VHC	12	_	12	_	12	_	mA


### NOTES:

2950 tbl 06


### **AC TEST CONDITIONS**

Input Puise Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2950 tbl 07



2950 drw 03



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating

<sup>1.</sup>All values are maximum guaranteed values.

<sup>2.</sup>fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

,		71B128S10		71B1	28S12	71B128S15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le				•			
trc	Read Cycle Time	10		12		15		ns
taa	Address Access Time	I –	10	_	12		15	ns
tacs	Chip Select Access Time		10		12		15	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	2	l –	3	_	3		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	5	0	6	0	7	ns
toe	Output Enable to Output Valid	T-	5	_	6		7	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0		ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	5	0	6	0	7	ns
tон	Output Hold from Address Change	3	_	3		3		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	-	10	_	12	_	15	ns
Write Cyc	le							
twc	Write Cycle Time	10		12		15		ns
taw	Address Valid to End of Write	8	_	9		10	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	9	_	10		ns
tcw	Chip Select to End of Write	8	_	9	_	10		ns
twn	Write Recovery Time	0	_	0		0	_	ns
tow	Data Valid to End of Write	6		7	_	8	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	3		3	-	3	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z	0	.5	0	6	0	7	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)




### TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to tw+z + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.

### ORDERING INFORMATION



8

### **CMOS STATIC RAM** 1 MEG (128K x 8-BIT)

**ADVANCE** INFORMATION IDT71024

#### **FEATURES:**

- 128K x 8 advanced high-speed CMOS static RAM
- · Equal access and cycle times
  - Military: 20/25ns
  - Commercial: 15/17ns
- · Two Chip Selects plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 32-pin Ceramic DIP, Plastic DIP, Plastic SOJ, and LCC packages
- · Military product compliant to MIL-STD-883, Class B


#### DESCRIPTION:

The IDT71024 is a 1,024,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT's highperfomance, high-reliability CMOS technology. This state-ofthe-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71024 has an output enable pin which operates as fast as 7ns, with address access times as fast as 15ns available. All bidirectional inputs and outputs of the IDT71024 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.


The IDT71024 is packaged in 32-pin 400 mil Ceramic DIP. 32-pin 400 mil Plastic DIP, 32-pin 400 mil Plastic SOJ, and 32-pin 400 x 820 mil LCC packages.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION



DIP/SOJ/LCC TOP VIEW

### TRUTH TABLE(1,2)

	INP	UTS			
WE	CS1	CS2	ŌĒ	1/0	FUNCTION
Х	Н	Х	Х	High-Z	Deselected-Standby (ISB)
Х	VHC <sup>(3)</sup>	Х	Х	High-Z	Deselected-Standby (ISB1)
Х	Х	L	Х	High-Z	Deselected-Standby (ISB)
Х	Х	VLC <sup>(3)</sup>	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Н	Н	High-Z	Outputs Disabled
Н	L	Η	L	DATAOUT	Read Data
L	L	Η	Х	DATAIN	Write Data

### NOTES:

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- Other inputs ≥VHc or ≤VLc.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.25	1.25	W
lout	DC Output Current	50	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

(	0,1 1101111112,00	o paoriago,		
Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
Ci/o	I/O Capacitance	Vout = 3dV	8	рF

#### NOTE:

2964 tbl 03

This parameter is guaranteed by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
V≀H	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	<b>—</b>	0.8	٧

#### NOTE:

2964 tbl 01

2964 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71	IDT71024	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[Iu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	<del>  -                                    </del>	5	μА
lto	Output Leakage Current	Vcc = Max., CS1 = ViH, CS2 = ViL, VouT = GND to Vcc	T	5	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V



### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		71024	71024S15 71024S17		71024S20		71024S25			
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, CS2 ≥ V <sub>IH</sub> and CS1 ≤ V <sub>IL</sub> , Outputs Open, Vcc = Max., f = fMAX <sup>(2)</sup>	155	-	150	_	_	160		145	mA
ISB	Standby Power Supply Current (TTL Level)  CS1 ≥ VIH or CS2 ≤ VIL, Outputs Open,  VCC = Max., f = fMax <sup>(2)</sup>	35	_	35	_		40	_	35	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHc or CS2 ≤ VLc Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLc or VIN ≥ VHc	15	_	15	_	_	20	_	20	mA

#### NOTES:

2964 tbl 06

2.fmax = 1/trac (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2964 tbl 07





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, and tWHz)

<sup>1.</sup> All values are maximum guaranteed values.


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7102	4S15 <sup>(1)</sup>	7102	4517	71024	1S20 <sup>(2)</sup>	71024S25 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
trc	Read Cycle Time	15	_	17	_	20	_	25	_	ns
taa	Address Access Time	-	15	_	17∙	_	20		25	ns
tacs	Chip Select Access Time	-	15	_	17		20		25	ns
tclz <sup>(3)</sup>	Chip Select to Output in Low-Z	3		3	_	3	_	3	_	ns
tcHZ <sup>(3)</sup>	Chip Deselect to Output in High-Z	0	7	. 0	8	0	. 8	0	10	ns
toe	Output Enable to Output Valid	_	7	-	8	-	8	_	10	ns
tolz <sup>(3)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0		0	_	ns
tонz <sup>(3)</sup>	Output Disable to Output in High-Z	0	5	0	6	0	7	0	10	ns
tон	Output Hold from Address Change	4	_	4		4	_	4	-	ns
<b>t</b> PU <sup>(3)</sup>	Chip Select to Power Up Time	0		0	_	0	_	0	_	ns
<b>t</b> PD <sup>(3)</sup>	Chip Deselect to Power Down Time	-	15 .		. 17	_	20	_	25	ns
Write Cycle										
twc	Write Cycle Time	15	_	17	_	20	_	25	_	ns
taw	Address Valid to End of Write	12	_	13		15	_	15	_	ns
tcw	Chip Select to End of Write	12	_	13		15	_	15		ns
tas	Address Set-up Time	0	_	0	_	0	_	. 0	_	ns
twp	Write Pulse Width	12		13		15	_	15	_	ns
twr	Write Recovery Time	0	_	0		0	_	0	_	ns
tow	Data Valid to End of Write	8		9		9	_	10	— .	ns
ton	Data Hold Time	0		0	_	0	.—	0	_	ns
tow <sup>(3)</sup>	Output Active from End of Write	3	_	3		4	_	4	_	ns
twnz <sup>(3)</sup>	Write Enable to Output in High-Z	0	5	0	7	0	8	0	9	ns


0° to +70°C temperature range only.
 -55°C to +125°C temperature range only.

3. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




- WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS1 is LOW, CS2 is HIGH.
- Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter. OE is LOW. 3.
- 4.
- 5. Transition is measured ±200mV from steady state.

## 8

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5, 7)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1, 2, 5)



- 1. WE must be HIGH, CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CS1, HIGH CS2, and a LOW WE.
- 3. twn is measured from the earlier of either CST or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CST LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS1 and CS2 must both be active during the tow write period.
- 6. Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified two.

### **ORDERING INFORMATION**



### BICMOS STATIC RAM 1 MEG (128K x 8-BIT)

PRELIMINARY IDT71B024

### **FEATURES:**

- 128K x 8 Advanced High-Speed BiCMOS Static RAM
- Equal access and cycle times
   Commercial: 15/17ns
- · Two Chip Selects plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 32-pin Plastic DIP and SOJ packages


#### **DESCRIPTION:**

The IDT71B024 is a 1,024,576-bit high-speed Static RAM organized as 128K  $\times$  8. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B024 has an output enable pin which operates as fast as 8ns, with address access times as fast as 15ns available. All bidirectional inputs and outputs of the IDT71B024 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.


The IDT71B024 is packaged in a 32-pin 400 mil Plastic DIP and 32-pin 400 mil Plastic SOJ.

### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATION



DIP/SOJ TOP VIEW

### TRUTH TABLE(1,2)

	INP	JTS		1/0	FUNCTION		
WE	CS1	CS2	ŌĒ				
X	Н	Х	Х	High-Z	Deselected-Standby (ISB)		
Χ	VHC(3)	Х	X	High-Z	Deselected-Standby (ISB1)		
Χ	Х	L	Х	High-Z	Deselected-Standby (ISB)		
Χ	Х	VLC <sup>(3)</sup>	Х	High-Z	Deselected-Standby (ISB1)		
Н	L	Н	Ι	High-Z	Outputs Disabled		
Н	L	I	·L	DATAOUT	Read Data		
L	L	Н	Х	DATAIN	Write Data		

#### NOTES:

- 1.  $H = V_{iH}$ ,  $L = V_{iL}$ , X = Don't care.
- 2.  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} 0.2V$ .
- Other inputs ≥VHc or ≤VLc.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	рF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

#### NOTE

2991 tbl 03

This parameter is guaranteed by device characterization, but is not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	<b>—</b>	Vcc+0.5	٧
ViL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

2991 tb! 01

2991 tbl 04

1.  $V_{IL}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71B024		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	-	5	μА
[ILO]	Output Leakage Current	Vcc = Max., CS1 = Vih, CS2 = Vil, Vout = GND to Vcc	_	5	μΑ
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		71B0	71B024S15		71B024S17	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, CS2 ≥ V <sub>IH</sub> and CS1 ≤ V <sub>IL</sub> , Outputs Open, Vcc = Max., f = f <sub>M</sub> ax <sup>(2)</sup>	200	-	195		mA
ISB	Standby Power Supply Current (TTL Level)  Standby Power Supply Current (TTL Level)  Standby Power Supply Current (TTL Level)  Vcc = Max., f = fmax <sup>(2)</sup>	55		50	-	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CST ≥ VHC or CS2 ≤ VLC Outputs Open,  VCC = Max., f = 0 <sup>(2)</sup> , Vin ≤ VLC or Vin ≥ VHC	40		40		mA


### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

### AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, & 3

2991 tbl 07



2991 drw 03

Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, and tWHz)




Figure 3. Lumped Capacitive Load, typical Derating


8

### AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$ )


·——·	T		24S15	71B024S17		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle						
trc	Read Cycle Time	15		17		ns
taa	Address Access Time		15		17	ns
tacs	Chip Select Access Time		15	_	17	ns
tclz <sup>(1)</sup>	Chip Select to Output in Low-Z	3		3	- <u>-</u>	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	8	0	8	ns
toe	Output Enable to Output Valid	_	8	_	9	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	7	0	7	ns
toн	Output Hold from Address Change	4		4		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	15		17	ns .
Write Cycle	,					
twc	Write Cycle Time	15	_	17		ns
taw	Address Valid to End-of-Write	12		12		ns
tcw	Chip Select to End-of-Write	12		12	_	ns
tas	Address Set-up Time	0		. 0		ns
twp	Write Pulse Width	12	_	12	_	ns
twr	Write Recovery Time	0	_	0	-	ns
tow	Data Valid to End-of-Write	8	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End-of-Write	3	_	3	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z	0	8	0	8	ns

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS1 is LOW, CS2 is HIGH.
- 3. Address must be valid prior to or coincident with the later of CS1 transition LOW and CS2 transition HIGH; otherwise tax is the limiting parameter.
- . OE is LOW.
- 5. Transition is measured ±200mV from steady state.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 5, 7)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1 AND CS2 CONTROLLED TIMING)(1, 2, 5)



- 1. WE must be HIGH, CS1 must be HIGH, or CS2 must be LOW during all address transitions.
- 2. A write occurs during the overlap of a LOW CST, HIGH CS2, and a LOW WE.

  3. twn is measured from the earlier of either CST or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 4. During this period I/O pins are in the output state, and input signals must not be applied.
- 5. If the CST LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state. CST and CS2 must both be active during the tow write period.
- Transition is measured ±200mV from steady state.
- 7. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.

### **ORDERING INFORMATION**





### BICMOS STATIC RAM 1 MEG (128K x 8-BIT) REVOLUTIONARY PINOUT

ADVANCE INFORMATION IDT71B124

#### **FEATURES:**

- 128K x 8 advanced high-speed BiCMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise
- Equal access and cycle times
   Commercial: 10/12/15ns
- · One Chip Select plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- · Available in JEDEC 32-pin Plastic DIP and SOJ packages


#### **DESCRIPTION:**

The IDT71B124 is a 1,024,576-bit high-speed Static RAM organized as 128Kx8. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC center pin power/GND pinout reduces noise generation and improves high speed system performance.

The IDT71B124 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns available. All bidirectional inputs and outputs of the IDT71BR024 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refresh are required for operation.


The IDT71B124 is packaged in 32-pin 400 mil Plastic DIP and 32-pin 400 mil Plastic SOJ packages.

#### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND		
Та	Operating Temperature	0 to +70	ô
TBIAS	Temperature Under Bias	-55 to +125	ô
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

#### NOTES:

2949 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### TRUTH TABLE(1,2)

<u>cs</u>	ΟĒ	WE	I/O	Function
L	L	Ι	DATAOUT	Read Data
L	Х	Ļ	DATAIN	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (IsB)
Vнс <sub>(3)</sub>	Х	Χ	High-Z	Deselected - Standby (IsB1)

NOTES

2949 tbl 01

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , x = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs ≥VHC or ≤VLC.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	8	ρF
Ci/O	I/O Capacitance	Vout = 3dV	8	pF

#### NOTE:

2949 tbl 03

This parameter is guaranteed by device characterization, but not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### NOTE:

2949 tbl 04

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71	IDT71B124	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА
[ILO]	Output Leakage Current	Vcc = Max., $\overline{CS}$ = ViH, VouT = GND to Vcc		5	μА
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	_	0.4	V
<b>V</b> он	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

		71B12	24S10	71B1	24512	71B12	4S15	
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current, CS ≤ VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	175	_	165	_	155	_	mA
IsB	Standby Power Supply Current (TTL Level)  SS ≥ VIH, Outputs Open,  Vcc = Max., f = fmax <sup>(2)</sup>	35	<del>-</del>	30	<u> </u>	30	_	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS ≥ VHC, Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLC or VIN ≥ VHC	12		12	_	12	_	mA

### NOTES:

1.All values are maximum guaranteed values.


2.fmax = 1/tnc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

### 2949 tbl 06

## **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2949 tbl 07



2949 drw 03

Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, and tWHz)





Figure 3. Lumped Capacitive Load, typical Derating


## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

			71B124S10		71B124S12		71B124S15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	•							
trc	Read Cycle Time	10		12		15		ns
taa	Address Access Time	_	10	<u> </u>	12	_	15	ns
tacs	Chip Select Access Time	_	10		12	_	15	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	2	<u> </u>	3	_	3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	5	0	6	0	. 7	ns
toe	Output Enable to Output Valid		5	_	6	_	7	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low-Z	0	_	0	_	0		ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	5	0	6	0	7	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power Down Time		10		12	_	15	ns
Write Cycle	•							
twc	Write Cycle Time	10	_	12	_	15	_	ns
taw	Address Valid to End of Write	8	_	9	_	10	_	ns
tcw	Chip Select to End of Write	8	_	9	_	10		ns
tas	Address Set-up Time	0	_	0	-	0		ns
twp	Write Pulse Width	8		9	_	10		ns
twn	Write Recovery Time	0	_	0	_	0		ns
tDW	Data Valid to End of Write	6	_	7	_	8	_	ns
tDH	Data Hold Time	0	_	0		0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	3	_	3		3	_	ns
twnz <sup>(1)</sup>	Write Enable to Output in High-Z	0	5	0	6	0	7	ns

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.




## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### NOTES:

- 1. WE is HIGH for Read Cycle.
- Device is continuously selected, Si LOW.
   Address must be valid prior to or coincident with the later of Ts transition LOW; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. Transition is measured ±200mV from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 5)



### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap of a LOW CS and a LOW WE.
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state.

### ORDERING INFORMATION



6



GENERAL INFORMATION
TECHNOLOGY AND CAPABILITIES
QUALITY AND RELIABILITY
PACKAGE DIAGRAM OUTLINES
16K SRAW PRODUCTS
64K SRAW PRODUCTS
256/288K SRAM PRODUCTS
1M SRAM PRODUCTS

3.3V SRAM PRODUCTS

SPECIALTY SRAW PRODUCTS



## 3.3V SRAM PRODUCTS

IDT has recently introduced the first true fast 3.3V SRAM in the world, the IDT713256SL. This 32K x 8 SRAM contrasts with re-characterized 5V parts that degrade in speed and may have potential problems meeting the thresholds specified in the new JEDEC 3.3V LVTTL standard.

By developing 3.3V-specific designs and processes, IDT's 3.3V SRAMs exhibit excellent parametric characteristics both in speed and power consumption, as well as full compliance with the JEDEC LVTTL standard.

IDT is fully committed to offering 3.3V fast SRAMs for the new generation of systems, and the IDT713256SL is but the first of what will be a very prolific family. A 1M (128K  $\times$  8) version is the first to follow.

These parts are ideal for portable equipment where both battery-life extension is essential and high-performance is necessary (<30ns speeds). The small SOJ packages available help alleviate the typical space constraint in portable equipment.

				Part		Speeds		
Size	Org.	Features	Process	Number	Power	Commercial	Military	
3.3V RAMS	32K x 8	3.3V	3.3V CMOS	713256	SL	20,25,30	N/A	
	128K x 8	3.3V	3.3V CMOS	713024	SL	20,25	N/A	

## **TABLE OF CONTENTS**

3.3V SRAM PRODUC	erte	PAGE
3.3V SHAIN PHODUC	,13	
IDT713256	32K x 8 CMOS 3.3V	9.1
IDT713024	128K x 8 CMOS 3.3V	9.2

·	•	



## VERY LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

PRELIMINARY INFORMATION IDT713256SL

### **FEATURES**

- Ideal for 16/32-bit notebook/sub-notebook cache at 20, 25, and 33MHz, and for other battery-operated equipment
- Very low standby current (maximums):
- 3.0mA standby
- 500uA full standby
- · Fast access times:
  - 20/25/30ns
- Battery-backup operation: 2V data retention
   300uA data retention current (max.)
- Small package for space-efficient layouts:
  - 28-pin 300 mil SOJ
- Ideal configuration for large cache sizes, with minimum space and minimum power:
  - 32K x 8
- Produced with advanced high-performance CMOS technology
- · Input and output are TTL-compatible
- Single 3.3V(±0.3V) power supply

## DESCRIPTION

The IDT713256SL is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT713256SL has outstanding low power characteristics, as well as fast speeds.


Address access times of 20, 25, and 30ns are ideal for 16 and 32-bit notebook and laptop cache designs running at 20, 25, and 33MHz, and operating from 3.3 volts. For instance, two of these SRAMs interface directly to many 386 notebook cache controllers to form a 64kB cache. Portable communications and test equipment benefit from these fast speeds and low power too.

When the power management logic puts the IDT713256SL in standby mode, its very low power characteristics contribute to extended battery life.

When  $\overline{\text{CS}}$  goes HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as  $\overline{\text{CS}}$  remains HIGH. Furthermore, under full standby mode ( $\overline{\text{CS}}$  at CMOS level, f=0), power consumption is guaranteed to always be less than 1.65mW and typically will be much smaller.

This SRAM also offers battery-backup data retention at as little as 2 volts. Under this condition, power consumption is guaranteed not to exceed 1.0mW and typically will be much smaller.

The package chosen for this device, 28-pin 300mil SOJ, helps the designer attain the stringent space goals typical of notebooks, sub-notebooks, and battery-operated portable equipment.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

DSC-1100/-

### PIN CONFIGURATIONS



SOJ **TOP VIEW** 

## PIN DESCRIPTIONS

Name	Description	
A0A14	Addresses	
I/O0-I/O7	Data Input/Output	
CS	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
GND	Ground	
Vcc	Power	

3012 tbl 01

## TRUTH TABLE(1)

WE	CS	ŌĒ	1/0	Function
X	Н	Х	High-Z	Standby (ISB)
X	Vнс	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	Din	Write

NOTE:

1. H = VIH, L = VIL, X = Don't Care

3012 tbl 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	55 to +125	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mΑ

### NOTES:

3012 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating

- conditions for extended periods may affect reliability. 2. Vcc terminals only
- 3. Input, Output, and I/O terminals; 4.6V maximum

## CAPACITANCE (TA = +25°C, f = 1.0MHz,

SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit		
CIN	Input Capacitance	VIN = 3dV	5	рF		
Cout	Output Capacitance	Vout = 3dV	7	pF		

3012 tbl 04

1. This parameter is determined by device characterization, but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V \pm 0.3V$

3012 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.0		Vcc+0.3	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

3012 tbl 06 1. VIL (min.) = -1.0V for pulse width less than 5ns, once per cycle.

## DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 3.3V \pm 0.3V, VLC = 0.2V, VHC = VCC - 0.2V)$ 

Symbol	Parameter	Power	713256SL20 Com'l.	713256SL25 Com'l.	713256SL30 Com'l.	Unit
lcc	Dynamic Operating Current CS ≤ VIL, Outputs Open, Vcc = Max., f = fMax <sup>(2)</sup>	SL	95	90	85	mA
IsB	Standby Power Supply Current (TTL Level)  CS = VIH, Vcc = Max., Outputs Open, f = fmax <sup>(2)</sup>	SL	3	3	3	mA
ISB1	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \ge VHC$ , $VCC = Max.$ , $f = 0$	SL	0.5	0.5	0.5	mA

## NOTES:

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRc, only address inputs cycling at fmax; f = 0 means that no inputs are cycling.

3012 tbl 07

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3012 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

## DC ELECTRICAL CHARACTERISTICS

 $Vcc = 3.3V \pm 0.3V$ 

			IDT713256SL		56SL	
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
[[LI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		_	2	μА
[lto]	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		_	2	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		[	0.4	V
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		_	٧

3012 tbl 09

9

3012 tbl 10

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


VLC = 0.2V, VHC = VCC - 0.2V

				Typ. <sup>(1)</sup> Vcc @	Max. Vcc @	
Symbol	Parameter	Test Condition	Min.	2.0v	2.0V	Unit
VDR	VCC for Data Retention		2.0	_	_	٧
ICCDR	Data Retention Current		_	_	300	μА
todr	Chip Deselect to Data Retention Time	CS ≥ VHC	0		_	ns
tn(3)	Operation Recovery Time	7	tRC <sup>(2)</sup>		<u> </u>	ns

### NOTES:

- 1. Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed, but is not production tested.

## LOW VCC DATA RETENTION WAVEFORM



## AC ELECTRICAL CHARACTERISTICS (Vcc = 3.3V ± 0.3V, ALL TEMPERATURE RANGES)


		713256SL20		71325	6SL25	713256SL30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	cycle							
trc	Read Cycle Time	20	-	25		30	_	ns
taa .	Address Access Time		20		25		30	ns
tacs	Chip Select Access Time	_	20		25		30	ns
tcLZ	Chip Select to Output in Low-Z <sup>(1)</sup>	5	_	5	_	5		ns
toe	Output Enable to Output Valid		8	_	10		13	ns
tolz	Output Enable to Output in Low-Z <sup>(1)</sup>	3		3		3		ns
tchz	Chip Select to Output in High-Z <sup>(1)</sup>	0	10	0	11	0	13	ns
tonz	Output Disable to Output in High-Z <sup>(1)</sup>	2	8	2	10	2	13	ns
tон	Output Hold from Address Change	5		5		5		ns
Write Cycle								
twc	Write Cycle Time	20		25	_	30		ns
tcw	Chip Select to End-of-Write	15	T -	20		25	_	ns
taw	Address Valid to End-of-Write	15		20		25		ns
tas	Address Set-up Time	0		0	_	0 .		ns
twp	Write Pulse Width	15		15		25		ns
twn	Write Recovery Time	0		0		0		ns
twHZ	Write Enable to Output in High-Z <sup>(1)</sup>	1	10	1	11	1	13	ns
tow	Data to Write Time Overlap	8		10	l —	13	· -	ns
tDH1	Data Hold from Write Time (WE)	0		0		0	-	ns
tDH2	Data Hold from Write Time (CS)	0		0		0	_	ns
tow	Output Active from End-of-Write <sup>(1)</sup>	5	-	5		5	_	ns

NOTE:


1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.

3012 tbl 11


## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




## NOTES:

- 1. WE is HIGH for read cycle.
- Device is continuously selected, S = VIL.
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




## NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.

  5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.

9

## **ORDERING INFORMATION**





## VERY LOW POWER 3.3V CMOS FAST SRAM 1 MEG (128K x 8-BIT)

ADVANCE INFORMATION IDT713024SL

## **FEATURES:**

- 128K x 8 advanced high-speed CMOS Static RAM
- · Equal access and cycle times
  - Commercial: 20/25ns
- True 3.3V design, not a re-characterized 5V device
- Ideal for battery-operated equipment, including notebook computers, portable instruments, and portable communications devices
- · Low standby currents and 2V data retention mode
- · Two Chip Selects plus one Output Enable pin

power savings over equivalent 5 volt devices

- Bidirectional inputs and outputs directly TTL-compatible
- · Compliant with all JEDEC LVTTL standard specifications
- Single 3.3V (±0.3V) power supply, resulting in 57% dynamic
- Available in 400 mil plastic DIP and plastic SOJ packages

### **DESCRIPTION:**

The IDT713024SL is a 1,024,576-bit high-speed Static RAM organized as 128K x 8. It is fabricated using IDT's high-

perfomance, high-reliability 3.3V CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, results in a unique combination of speed and low power consumption, with only a 3.3V supply.


Unlike re-characterized 5V devices, the IDT713024SL is the result of a dedicated 3.3V design, which ensures full compliance with the JEDEC LVTTL standard of operation in terms of thresholds and noise margins. This dedicated 3.3V technology also allows for a faster device.

The IDT713024SL has address access times as fast as 20ns. All bidirectional inputs and outputs are TTL-compatible and operation is from a single 3.3V supply.

This SRAM offers a very low standby current, as well as a data retention mode that guarantees that data be preserved at voltages as low as 2 volts. These characteristics make the IDT713024SL ideal for high-performance applications that are powered by batteries, as well as AC-powered systems that need to minimize power consumption.

The IDT713024SL is packaged in a 32-pin 400 mil plastic DIP, and a 32-pin 400 mil plastic SOJ.

## **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE** 

SEPTEMBER 1992

## PIN CONFIGURATION



DIP/SOJ TOP VIEW

## TRUTH TABLE(1,2)

	INPUTS				
WE	CS1	CS2	ŌĒ	l/O	FUNCTION
X	Н	Х	Х	High-Z	Deselected-Standby (ISB)
X	Vнс <sup>(3)</sup>	Х	Х	High-Z	Deselected-Standby (ISB1)
X	X	L	Х	High-Z	Deselected-Standby (ISB)
Х	Х	VLC <sup>(3)</sup>	Х	High-Z	Deselected-Standby (ISB1)
Н	L	Η	Н	High-Z	Outputs Disabled
Н	L	Н	L	DATAOUT	Read Data
L	L	Н	Χ	DATAIN	Write Data

NOTES:

3015 tbl 01

- 1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- Other inputs ≥VHc or ≤VLc.

SPECIALTY SRAM PRODUCTS
3.3V SRAW PRODUCTS
1NI SRANI PRODUCTS
256/288K SRAM PRODUCTS
64K SRAM PRODUCTS
16K SRAM PRODUCTS
PACKAGE DIAGRAM OUTLINES
QUALITY AND RELIABILITY
TECHNOLOGY AND CAPABILITIES
GENERAL INFORMATION

## SPECIALTY SRAM PRODUCTS

IDT has been the industry pioneer in processor-specific specialty SRAMs and cache tags.

The IDT line of specialty memories includes the fastest cache tags in the world, with address-to-match times as fast as 8ns. These tags help PC and workstation designers in the most critical data paths of high-performance systems. By including a comparator on-board, the cache tag saves in both part count and propagation delays. A 4K x 4 device in CMOS technology is available at 10ns, while the industry-leading BiCMOS 8K x 8 is available at 8ns. Surface mount packages facilitate the incorporation of these cache tags into high-performance systems.

Careful attention to power consumption has allowed IDT to offer cache memories that are well suited for 5V notebook systems. Speeds as fast as 20ns are preserved in these surface-mount components, thus supporting up to 40MHz processors.

The CacheRAM concept pioneered by IDT has yielded two components with very tight interfaces to specific processors. The IDT71589SA was introduced as the first 486-specific cache in the market, and it has been followed by its BiCMOS counterpart—the IDT71B589. The latter, at 10.5ns, is the first P5-67MHz (as well as 486-50MHz) cache SRAM introduced to the market. These two components share the same distinctive features that facilitate no wait-state cache designs, like self-timed write, a burst counter, small 32-pin SOJ package, and processor-specific interface.

Finally, the IDT71B229 BiCMOS CacheRAM uses two banks of internally multiplexed instruction and data cache to attain a no wait-state solution for the R3000, R3001 and R3500 RISC processors. The innovative architecture found in this component is representative of the creative ideas implemented by IDT into SRAMs to solve difficult cache timing

	ì		)	Part	İ	Speeds	
Size	Org.	Features	Process	Number	Power	Commercial	Military
Specialty	4K x 4	Tag	CMOS	6178	S	10,12,15,20,25	15,20,25
	8K x 8	Tag	BiCMOS	71B74	S	8,10,12,15	N/A
	32K x 8	Notebook	CMOS	71256	SL/L	25,35	NA
	32K x 9	Burst	CMOS	71589	S	20,25,35	N/A
	32K x 9	Burst	BiCMOS	71B589	S	10,12,14	N/A
	16K x 9 x 2	Bicameral	BiCMOS	71B229	s	12,16,22	N/A

## **TABLE OF CONTENTS**

		PAGE
SPECIALTY SRA	AM PRODUCTS	
IDT6178	4K x 4 CMOS Cache Tag	10.1
IDT71B74	8K x 8 BiCMOS Cache Tag	10.2
IDT71256SL/L	32K x 8 Low-Power Notebook SRAM	10.3
IDT71589	32K x 9 CMOS, Burst Mode 486	10.4
IDT71B589	32K x 9 BiCMOS, Burst Mode 486	10.5
IDT71B229	16K x 9 x 2 BiCMOS Cache RAM	10.6





## CMOS STATIC RAM 16K (4K x 4-BIT) CACHE-TAG RAM

IDT6178S

### FEATURES:

- · High-speed Address to MATCH Valid time
  - Military: 12/15/20/25ns
  - Commercial: 10/12/15/20/25ns (max.)
- · High-speed Address Access time
  - Military: 12/15/20/25ns
  - Commercial: 10/12/15/20/25ns (max.)
- · Low-power consumption
  - IDT6178S
    - Active: 300mW (typ.)
- Produced with advanced CMOS high-performance technology
- · Input and output TTL-compatible
- · Standard 22-pin Plastic or Ceramic DIP, 24-pin SOJ
- Military product 100% compliant to MIL-STD-883, Class B


## **DESCRIPTION:**

The IDT6178 is a high-speed cache address comparator sub-system consisting of a 16,384-bit static RAM organized as 4K x 4. Cycle Time and Address to MATCH Valid are equal. The IDT6178 features an onboard 4-bit comparator that compares RAM contents and current input data. The result is an active high on the MATCH pin. The MATCH pins of several IDT6178's can be nanded together to provide enabling or acknowledging signals to the data cache or processor.

The IDT6178 is fabricated using IDT's high-performance, high-reliability technology — CMOS. Address to MATCH and Data to MATCH times are as fast as 10ns.

All inputs and outputs of the IDT6178 are TTL-compatible and the device operates from a single 5V supply.

The IDT6178 is packaged in either a 22-pin, 300-mil Plastic or Ceramic DIP package or 24-pin SOJ. Military grade product is manufactured in compliance with latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1992

## **PIN CONFIGURATIONS**



DIP TOP VIEW

### A0 [ ] 24 VCC A1 ☐2 ☐ A11 23 A2 🗀 ☐ A10 □ A9 A3 □ 4 21 A4 **□**5 20 A8 A5 **□**6 19 NC S024-4 NC □7 18 CLR A6 🗖 8 17 1/03 A7 **□**9 1/02 16 ŌĒ □10 15 101 WE ☐11 14 1/00 GND □12 13 MATCH 2953 drw 03

SOJ TOP VIEW

## **PIN NAMES**

A0 - A11	Address	WE	Write Enable
I/Oo - I/O3	Data Input/Output	ŌĒ	Output Enable
MATCH	Match	CLR	Clear
Vcc	Power	GND	Ground

2953 tbl 01

2953 tbl 02

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
AC Test Load	See Figures 2 and 3		
AC Test Load for Match Cycle	See Figure 1		

2953 tbl 03

## TRUTH TABLES<sup>(1)</sup>

WE	OE	CLR	MATCH	Mode
Н	Н	Н	Valid <sup>(2)</sup>	Match Cycle
L	Х	Н	Invalid	Write Cycle
Н	L	H	Invalid	Read Cycle
X	X	Ĺ	Invalid	Clear Cycle

NOTE:

1. H = VIH, L = VIL, X = Don't care.

2. Valid Match = VoH, Valid Non-Match = VoL.

## **CAPACITANCE** (TA = 25°C, f = 1MHz)

Symbol	Parameter	Condition	Max	Units	
CIN	Input Capacitance	VIN = OV	8	pF	
COUT	Output Capacitance	Vout = 0V	8	pF	

NOTE:

This parameter is determined by device characterization, but is not production tested.




Figure 1. AC Test Load for MATCH

Figure 2. AC Test Load

Figure 3. AC Test Load (for toLz, toHz, twHz, tow)

\* Including scope and jig.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	50	mA
NOTE:	:		2953 tbl 0

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

## RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2(2)	-	6.0	٧
VIL	Input Low Voltage	-0.5(1)	-	0.8	٧

### NOTES:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns, once per cycle. 2. VIH = 2.5V for clear pin.

## 2953 tbl 05

## **RECOMMENDED OPERATING** TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	5.0V ± 10%
Military	-55°C to +125°C	ΟV	5.0V ± 10%

2953 tbl 06

## DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V + 10%, All Temperature Ranges)

			61	78S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	10	μΑ
luo	Output Leakage Current	OE = ViH, Vout = 0V to Vcc		10	μА
Vol	Output Low Voltage	lot = 8mA (I/O0 - I/O3)	<u> </u>	0.4	V
		$IOL = 10mA (I/O_0 - I/O_3)$		0.5	V
		lo <sub>L</sub> = 16mA (Match)	-	0.4	V
		loL = 20mA (Match)		0.5	V
Vон	Output High Voltage	$loh = -4mA (I/O_0 - I/O_3)$	2.4	_	V
		loн = -8mA (Match)	2.4		V

2953 tbl 07

## DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter		6178S10 Max.	6178S12 <sup>(1)</sup> Max.	6178S15 <sup>(1)</sup> Max.	6178S20/25 Max.	Unit
Icc1	Operating Power Supply Current Outputs Open, Vcc = Max., f = 0 <sup>(2)</sup>	COM'L. MIL.	90	90 110	90 110	90 110	mA mA
lcc2	Dynamic Operating Current	COM'L.	180	160	140	140	mA
	Outputs Open, Vcc = Max., f = fmax(2)	MIL.		180	160	160	mA

### NOTES:

1. Military values are preliminary only.

2.  $f_{MAX} = 1/t_{RC}$ , only address inputs are cycling at  $f_{MAX}$ . f = 0 means no address inputs change.

2953 tbl 08l



### CYCLE DESCRIPTION

**Match Cycle:** A match cycle occurs when all control signals  $(\overline{OE}, \overline{WE}, \overline{CLR})$  are HIGH. At that time, data supplied to the RAM on the I/O pins is compared with the data stored at the specified address. The totem-pole match output is HIGH when there is a match at all data bits, and drives LOW if there is not a match.

Write Cycle: The write cycle is conventional, occuring when WE isLOW and CLR is HIGH. OF may be either HIGH or LOW, since it is overridden by WE. The state of the Match pin is not guaranteed, but in the current implementation it continues to reflect the output of the comparator. The Match pin goes HIGH during write cycles since the data at the specified address is the same as the data (being written) at the I/Os of the RAM.

**Read Cycle:** When WE and CLR are HIGH and OE isLOW, the RAM is in a read cycle. The state of the Match pin is not guaranteed, but in the current implementation it continues to reflect the output of the comparator. The Match pin goes HIGH during read cycles since the data at the specified address is the same as the data (being read) at the I/Os of the RAM.

Clear Cycle: When  $\overline{\text{CLR}}$  is asserted, every bit in the RAM is cleared to zero. If  $\overline{\text{OE}}$  is LOW during a clear cycle, the RAM I/Os will be driven. However, this data is not necessarily zeros, even after a considerable time. The Match pin is enabled, but its state is not predicable.

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		6178	S10 <sup>(1)</sup>	617	8S12	617	6178S15		8520	617	8S25	
Symbol	Parameter	Parameter Min. Max. Min. Max. Min. Max.		Min.	Max.	Min.	Max.	Unit				
Match Cy	cle											
tadm	Address to Match Valid	<b>—</b>	10	Γ =	- 12	_	15		20	_	25	ns
<b>T</b> DAM	Data Input to Match Valid	_	8	_	11		13		15	_	15	ns
tмно	Match Valid Hold from OE	0	-	0		0		0		0	_	ns
toem	OE HIGH to Match Valid	_	10		12	_	15		20		20	ns
tмнw	Match Valid Hold from WE	0	_	0		0		0		0	-	ns
twem	WE HIGH to Match Valid		10		12		15		20		20	ns
<b>t</b> MHCLR	Match Valid Hold from CLR	0	_	0	-	0		0		0	_	ns
tмна	Match Valid Hold from Address	3	_	3	_	3		3	_	3	_	ns
<b>t</b> MHD	Match Valid Hold from Data	3		3	_	3 —		3		3		ns

NOTE:

1. 0°C to +70°C temperature range only.

2953 tbl 09

## TIMING WAVEFORM OF MATCH CYCLE(1)



### NOTE:

1. It is not recommended to let address and data input pins float while MATCH pin is active.


## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178S10 <sup>(3)</sup>		6178S12		6178S15		6178S20/25		
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
trc	Read Cycle Time	10		12		15	_	20/25	_	ns
taa	Address Access Time		10		12	_	15	_	20/25	ns
<b>t</b> oE	Output Enable Access Time		7		8	_	10		15	ns
tон	Output Hold from Address Change	3		3		3	_	3	_	ns
toLZ	Output Enable to Output in Low-Z Time <sup>(1,2)</sup>	2		2		2		2	_	ns
tonz	Output Disable to Output in High-Z Time(1,2)	_	6		7	_	9		12	ns


### NOTES:

- 1. Transition is measured ±200mV from steady state.
- 2. This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.
- 3. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1(1)



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2)</sup>



### NOTES:

- WE is HIGH for read cycle, WE ≥ VIH.
- 2. Output enable is continuously active, OE ≤ VIL.
- 3. Transition is measured ±200V from Steady State.


2953 tbl 10

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178	S10 <sup>(3)</sup>	617	8S12	617	3S15	61785	20/25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycl	e									
twc	Write Cycle Time	10		12	_	15	l —	20	_	ns
taw	Address Valid to End-of-Write	8		10	_	12	_	14		ns
tas	Address Set-up Time	0		0		0		0	-	ns
twp	Write Pulse Width	8	_	10		12		14	_	ns
twn	Write Recovery Time	0		0	-	0		0	_	ns
tow	Data Valid to End-of-Write	6	_	8		-10	_	12	_	ns
tон	Data Hold from Write Time	0	_	0	_	0		0		ns
twnz	Write Enable to Output in High-Z(1,2)	_	5		6	_	.7		9	ns
tow	Output Active from End-of-Write(1,2)	0	_	0		0	-	0		ns

- 1. Transition is measured ±200mV from steady state.
- This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.
- 3. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF WRITE CYCLE(1,3)



### NOTES:

- 1. WE must be HIGH during all address transitions, WE ≥ VIH.
- 2. During this period, I/O pins are in the output state and the input signals must not be applied.
- 3. OE is continuously HIGH, OE ≥ VIH. If OE is LOW during a WE controlled write cycle, the write pulse width must be the greater of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse is the specified twp.
- 4. Transition is measured ±200mV from steady state.

## AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6178	6178S10 <sup>(2)</sup>		6178S12		6178S15		6178S20/25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clear Cyc	ele									
tclpw	CLR Pulse Width <sup>(1)</sup>	12	-	15	Γ –	20	<u> </u>	25		ns
tclrc	CLR HIGH to WE LOW	5		5	I —	5	_	5	_	ns
tPOCL	Power on Reset <sup>(3)</sup>	50		60	T	80		100	_	ns
tWECL	WE HIGH to Clear HIGH	5	<u> </u>	5	_	5	_	. 5	_	ns

### NOTES:

- 1. Recommended duty cycle of 10% maximum.
- 2. 0°C to +70°C temperature range only.
- 3. This parameter guaranteed with AC load (Figure 3) by device characterization, but is not production tested.

2953 tbl 12


6

2953 thl 11


10.1

# 10


## TIMING WAVEFORM OF CLEAR CYCLE



## **POWER ON RESET TIMING**



## **ORDERING INFORMATION**





## BICMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

IDT71B74

### **FEATURES:**

- High-speed address to MATCH comparison time
  - Commercial: 8/10/12/15/20ns (max.)
- · High-speed address access time
  - Commercial: 8/10/12/15/20ns (max.)
- · High-speed chip select access time
  - Commercial: 6/7/8/10ns (max.)
- · Power-ON Reset Capability
- · Low power consumption
  - 830mW (typ.) for 12ns parts
  - 880mW (typ.) for 10ns parts
- 920mW (typ.) for 8ns parts
- Produced with advanced BiCMOS high-performance technology
- Input and output directly TTL-compatible
- · Standard 28-pin plastic DIP and 28-pin SOJ (300 mil)


### **DESCRIPTION:**

The IDT71B74 is a high-speed cache address comparator subsystem consisting of a 65,536-bit static RAM organized as 8K x 8 and an 8-bit comparator. A single IDT71B74 can map 8K cache words into a 2 megabyte address space by using the 21 bits of address organized with the 13 LSBs for the cache address bits and the 8 higher bits for cache data bits. Two IDT71B74s can be combined to provide 29 bits of address comparison, etc. The IDT71B74 also provides a single RAM clear control, which clears all words in the internal RAM to zero when activated. This allows the tag bits for all locations to be cleared at power-on or system-reset, a requirement for cache comparator systems. The IDT71B74 can also be used as a resettable 8K x 8 high-speed static RAM.

The IDT71B74 is fabricated using IDT's high-performance, high-reliability BiCMOS technology. Address access times as fast as 8ns, chip select times of 6ns and address-to-match times of 8ns are available.

The MATCH pin of several IDT71B74s can be wired-ORed together to provide enabling or acknowledging signals to the data cache or processor, thus eliminating logic delays and increasing system throughput.


## **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

## PIN CONFIGURATION



DIP/SOJ **TOP VIEW**  3013 drw 02

## TRUTH TABLE(1, 2)

WE	CS	ŌĒ	RESET	MATCH	I/O	Function
Х	Х	Х		HIGH	_	Reset all bits to LOW
Х	Н	Х	Н	HIGH	Hi-Z	Deselect chip
Н	L	Н	Н	LOW	Din	No MATCH
Н	L.	Н	Н	HIGH	DiN	MATCH
Н	L	L	I	HIGH	Dout	Read
L	L	Х	Н	HIGH	DIN	Write

## NOTES:

- 1. H = VIH, L = VIL, X = DON'T CARE
- 2. HIGH = High-Z (pulled up by an external resistor), and LOW = Vol.

## PIN DESCRIPTIONS

Pin Names	Description
A0-12	Address
1/00-7	Data Input/Output
CS	Chip Select
RESET	Memory Reset
MATCH	Data/Memory Match (Open Drain)
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

3013 tbl 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit	
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧	
Та	Operating Temperature	0 to +70	°C	
TBIAS	Temperature Under Bias	-55 to +125	°C	
Тѕтс	Storage Temperature	-55 to +125	55 to +125 °C	
Рт	Power Dissipation	1.0	W	
lout	DC Output Current	50	mA	

### NOTES:

3013 tbl 01

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ Package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	6	pF
Соит	Output Capacitance	Vout = 3dV	7	pF

### NOTE:

3013 tbl 04 1. This parameter is determined by device characterization, but is not production tested.

2

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage <sup>(1)</sup>	2.2	_	6.0 <sup>(4)</sup>	٧
VIHR	RESET Input Voltage	2.5 <sup>(2)</sup>	_	6.0	٧
VIL	Input LOW Voltage	-0.5 <sup>(3)</sup>	_	0.8	٧

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%

3013 tbl 06

#### NOTES:

- 1. All inputs except RESET.
- 2. When using bipolar devices to drive the RESET input, a pullup resistor of  $1k\Omega-10k\Omega$  is usually required to assure this voltage.
- 3.  $V_{\parallel}$  (min.) = -1.5V for pulse width less than 10ns, once per cycle.
- 4. VIERM must not exceed Vcc + 0.5V.

# DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 10\%, VLc = 0.2V, VHc = Vcc - 0.2V)$ 

Symbol	Parameter		71B74S8 <sup>(3)</sup>	71B74S10	71B74S12	71B74S15	71B74S20	Unit
Icc	Dynamic Operating Current	WE = VLC	230	210	200	190	180	mA
	Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>	WE = VHC	210	200	170	160	150	mA

3013 tbl 05

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/tnc, only input addresses are cycling at fmax.
- 3. Preliminary data.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5.0V \pm 10\%$ )

1		IDT71B74S		1B74S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[Iu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μА
[ILO]	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = VIH, Vout = GND to Vcc	_	5	μА
Vol	Output LOW Voltage	IOL = 18mA MATCH	_	0.4	V
j		IOL = 22mA MATCH	_	0.5	
		IOL = 10mA, Vcc = Min. (Except MATCH)	_	0.5	7
		IOL = 8mA, Vcc = Min. (Except MATCH)		0.4	
Vон	Output HIGH Voltage	IOH = -4mA, VCC = Min. (Except MATCH)	2.4	_	V

3013 tbl 08

3013 tbl 07

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3




Figure 1. AC Test Load









Figure 1A. Lumped Capacitive Load **Typical Derating Curve** 







#### NOTES:

- 1. For more information refer to IDT Application Notes AN-07 and AN-78 and Technical Notes TN-11 and TN-13.
- 2. RL =  $200\Omega$ .

Figure 4. Example of Cache Memory System Block Diagram

3013 drw 07


### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		71B7	4S8 <sup>(2)</sup>	71B7	4S10	71B7	'4S12	71B7	4S15	71B74S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le											
trc	Read Cycle Time	8	_	10	-	12	-	15	_	20		ns
taa	Address Access Time	_	8	_	10	_	12	_	15		20	ns
tacs	Chip Select Access Time	_	6	_	7	_	8	_	8	1	10	ns
tcLZ	Chip Select to Output in Low-Z <sup>(1)</sup>	2	_	2	_	2	-	3	-	3		ns
toE	Output Enable to Output Valid	_	5		6	_	6		8	1	9	ns
toLZ	Output Enable to Output in Low-Z <sup>(1)</sup>	2	-	2	_	2	_	2	_	2	_	ns
tcHZ	Chip Select to Output in High-Z <sup>(1)</sup>	_	4	_	5		5	_	7	_	8	ns
tonz	Output Disable to Output in High-Z <sup>(1)</sup>		4		4		5		5	_	8	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	3	_	3	_	ns
OTES: 3013 tb/10												

#### NOTES:


2. Preliminary data.

# TIMING WAVEFORM OF READ CYCLE NO. 1(1)



3013 drw 09

# TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)



#### NOTES: 1. WE is HIGH for read cycle.

2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .

- 3. Address valid prior to or coincident with CS transition LOW; otherwise tax is the limiting parameter.
- 4.  $\overline{OE}$  is continuously active,  $\overline{OE} = V_{1L}$ .
- 5. Transition is measured ±200mV from steady state.

3013 drw 10

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)


		71B7	458 <sup>(2)</sup>	71B7	4S10	71B7	4512	71B7	74S15	71B7	74S20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le .											
twc	Write Cycle Time	8	_	10	1	12	_	15	-	20	_	ns
tcw	Chip Select to End of Write	7	_	8	1	9		10	_	15	_	ns
taw	Address Valid to End of Write	7	_	8		9	_	10		15	_	ns
tas	Address Set-up Time	0	_	0	-	0		0	_	0	_	ns
twp	Write Pulse Width	7	_	8		9	-	10	_	15	_	ns
twr	Write Recovery Time (CS, WE)	0		0	_	0	_	0	_	0	_	ns
twHZ	Write Enable to Output in High-Z <sup>(1)</sup>	_	5	_	5	_	5	_	5	_	5	ns
tow	Data Valid to End of Write	5	_	5		6	_	8	_	10	_	ns
tDH	Data Hold from Write Time	0	_	0 -	.—	0	_	0	_	0		. ns
tow	Output Active from End of Write <sup>(1)</sup>	2 .		2	_	2	-	2	_	2	_	ns

#### NOTES:


2. Preliminary data.

<sup>1.</sup> This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled Timing, OE HIGH During Write)(1, 6)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled Timing)(1, 6)



- 1. WE, CS must be inactive during all address transitions.
- 2. A write occurs during the overlap of a LOW WE and a LOW CS.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. OE is continuously HIGH, OE ≥ VIH. If during the WE controlled write cycle the OE is LOW, twp must be greater or equal to tw+z + tow to allow the I/O drivers to turn off and the data to be placed on the bus for the required tow. If OE is HIGH during the WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tow timing.
- 7. DATAout is never enabled, therefore the output is in High-Z state during the entire write cycle.
- 8. twiz is not included if OE remains HIGH during the write cycle. If OE is LOW during the Write Enabled write cycle then twiz must be added to two and tow.
- 9. Transition is measured ±200mV from steady state.


# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)

		71B7	4S8 <sup>(2)</sup>	71B7	4S10	71B7	4S12	71B7	4S15	71B7	4S20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Match Cy	cle											
tadm	Address to MATCH Valid	_	8	_	10		12		15	_	20	ns
tcsM	Chip Select to MATCH Valid	_	7		7		8	_	10		10	ns
tcsmHI	Chip Select to MATCH HIGH(1)		7	_	8	_	8		8	_	8	ns
tdam	Data Input to MATCH Valid	T -	7	_	8	_	10	_	12		12	ns
tоемні	OE LOW to MATCH HIGH(1)	_	7		8		10		10		10	ns
tWEMHI	WE LOW to MATCH HIGH <sup>(1)</sup>		7	_	8	_	10	_	10		10	ns
trsmhi	RESET LOW to MATCH HIGH(1)	_	8	_	10	_	10	_	12	_	15	ns
tmha	MATCH Valid Hold From Address	2	_	2	_	2	_	2	_	2	_	ns
tMHD	MATCH Valid Hold From Data	2	_	2	_	2	_	2	-	2	_	ns

NOTES:

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

2. Preliminary data.



#### NOTES:


- 1. It is not recommended to float data and address input pins while the MATCH pin is active.
- 2. Transition is measured at ±200mV from steady state.

3001 tbl 13


# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)


		71B7	4S8 <sup>(3)</sup>	71B7	4S10	71B7	4S12	71B7	4S15	71B7	4520	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle											
taspw	Reset Pulse Width <sup>(1)</sup>	30	-	35	—	35	_	40	_	45	-	ns
twers	WE HIGH to Reset HIGH	5	_	5	_	5	_	5	_	5.		ns
trsrc	Reset HIGH to WE LOW	25	_	25	_	25	_	30	_	30	_	ns
tpors	Power On Reset <sup>(2)</sup>	100	_	100	_	100		120		120		ns


- 1. Recommended duty cycle = 10% maximum.
- This parameter is guaranteed with the AC Load (Figure 1) by device characterization, but is not production tested.
   Preliminary data.



#### **POWER ON RESET TIMING**








Driving the RESET pin with CMOS logic.

Driving the RESET pin with bipolar logic.

#### Figure 5.

#### ORDERING INFORMATION





# VERY LOW POWER CMOS SRAM FOR NOTEBOOK/LAPTOP CACHE 256K (32K x 8-BIT)

IDT71256SL IDT71256L

#### **FEATURES:**

- · Optimized for 16/32bit notebook/laptop cache at 20 and 25MHz
- · Very-low standby current (maximums):
  - 3.0mA standby
  - 0.4mA full standby (L)
- 1.0mA full standby (SL)
- · Fast access times:
- 25/35ns
- · Battery-backup operation: 2V data retention
- 120uA data retention current (max.) · Small package for space-efficient layouts:
- - 28-pin 300 mil SOJ
- · Ideal configuration for large cache sizes, with minimum space and minimum power:
  - 32K x 8
- Produced with advanced high-performance CMOS technology
- · Static operation: no clocks or refresh required
- · Input and output are TTL-compatible
- Single 5V(+/-10%) power supply

#### **DESCRIPTION:**

The IDT71256SL/L is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's highperformance, high-reliability CMOS technology.

Both versions (SL and L) have outstanding low power characteristics, but differ slightly in dynamic and full standby currents, giving the designer flexibility to choose the one that fits his application better.


Address access times of 25, and 35ns are ideal for 16 and 32-bit notebook and laptop cache designs running at 20 and 25MHz. For instance, two of these SRAMs interface directly to many 386 notebook cache controllers to form a 64kB cache.

When the power management logic puts these SRAMs in standby mode, their very low power characteristics contribute to extended battery life.

When CS goes high, the SRAM will automatically go to a low power standby mode and will remain in standby as long as CS remains high. Furthermore, under full standby mode (CS at CMOS level, f=0), power consumption is guaranteed to always be less than 2mW (L version) and typically will be much smaller.

These SRAMs also offer battery-backup data retention at as little as 2 volts. Under this condition, power consumption is guaranteed not to exceed 0.6mW and typically will be much smaller.

The package chosen for this device, 28-pin 300mil SOJ, helps the designer attain the stringent space goals typical of notebook and laptop designs.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

#### PIN CONFIGURATIONS



SOJ/DIP **TOP VIEW** 

### PIN DESCRIPTIONS

Name	Description	
A0A14	Addresses	
I/O0-I/O7	Data Input/Output	
CS	Chip Select	
WE	Write Enable	
ŌĒ	Output Enable	
GND	Ground	
Vcc	Power	

2968 tbl 01

# TRUTH TABLE(1)

WE	cs	ŌĒ	I/O	Function
Х	Н	Х	High-Z	Standby (ISB)
Х	VHC	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disable
Н		L	Douт	Read
L	L	X	DIN	Write

1. H = VIH, L = VIL, X = Don't Care

2968 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

conditions for extended periods may affect reliability.

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	V!N = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	рF

NOTE:

2968 tbl 04

1. This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2968 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	cc Supply Voltage		5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	T —	6.0	٧
VIL	Input Low Voltage	-0.5	T —	8.0	٧

2968 tbl 06 1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

10.3

# DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(Vcc = 5.0V \pm 10\%, VLC = 0.2V, VHC = Vcc - 0.2V)$ 

			71256SL25 71256L25	71256SL35 71256L35	
Symbol	Parameter	Power	Com'l.	Com'l.	Unit
Icc	Dynamic Operating Current, CS ≤ VIL, Outputs	SL	120	110	mA
,	Open, Vcc = Max., f = fMax <sup>(2)</sup>	L	115	105	<u> </u>
ISB	Standby Power Supply Current (TTL Level)	SL	3	3	mA
	$\overline{CS} \ge VIH$ , $VCC = Max$ ., Outputs Open, $f = f_{Max}^{(2)}$	L	3	3	7
ISB1	Full Standby Power Supply Current (CMOS Level)	SL	1	1	mA
	CS ≥ VHC, VCC = Max., f = 0	Ĺ	0.4	0.4	7

#### NOTES:

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/tnc, all address inputs cycling at fmax; f = 0 means that the address pins are not cycling.

# 2968 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2968 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toHz, twHz)

\*Includes scope and jig capacitances

#### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

	,			ID	T71256	SL	IDT71256L			Ţ
Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	COM'L.	_	_	2	_	_	2	μА
[ILO]	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, Vout = GND to Vcc	COM'L.	_	_	2	-	_	2	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.			_	0.4			0.4	٧
		IOL = 10mA, VCC = Min.			_	0.5	_		0.5	
<b>V</b> OH	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4			2.4		_	V

2968 tbl 10

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L,SL Versions) VLC = 0.2V, VHC = VCC - 0.2V

					Typ. <sup>(1)</sup> Vcc @		1	Max. Vcc @	
Symbol	Parameter	Test Con	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	<u> </u>	-	2.0	_	_	_		٧
ICCDR	Data Retention Current		COM'L.	_	_	_	120	200	μА
todr	Chip Deselect to Data Retention Time	CS ≥ VHC		0	_	_	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	]	İ	tRC <sup>(2)</sup>	_			_	ns

#### NOTES:

- 1.  $T_A = +25^{\circ}C$ .
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

# LOW VCC DATA RETENTION WAVEFORM




AC ELECTRICAL CHARACTERISTICS (Vcc =  $5.0V \pm 10\%$ , All Temperature Ranges)

		71256 71256		71256SL35 71256L35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					
trc	Read Cycle Time	25		35		ns
tAA	Address Access Time		25	·	35	ns
tacs	Chip Select Access Time	_	25		35	ns
tCLZ	Chip Select to Output in Low Z <sup>(1)</sup>	5		5		ns
toe	Output Enable to Output Valid	_	11	_	15	ns
tolz	Output Enable to Output in Low Z <sup>(1)</sup>	2		2	_	ns
tcHZ	Chip Select to Output in High Z <sup>(1)</sup>	_	11		15	ns
tonz	Output Disable to Output in High Z <sup>(1)</sup>	2	10	2	15	ns
tон	Output Hold from Address Change	5		5	_	ns
Write C	ycle					
twc	Write Cycle Time	25		35		ns
tow	Chip Select to End of Write	20		30	_	ns
taw	Address Valid to End of Write	20		30		ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	20		30		ns
twr	Write Recovery Time	0		0		ns
twHz	Write Enable to Output in High Z <sup>(1)</sup>	_	11	_	15	ns
tow	Data to Write Time Overlap	13		15		ns
tDH1	Data Hold from Write Time (WE)	0		0		ns
tDH2	Data Hold from Write Time (CS)	3		3		ns
tow	Output Active from End of Write <sup>(1)</sup>	5	_	5		ns


NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.


# TIMING WAVEFORM OF READ CYCLE NO. 1(1)



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:


- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition LOW.
- 4.  $\overrightarrow{OE} = VIL.$
- 5. Transition is measured ±200mV from steady state.

10

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tow or twe) of a LOW CS and a LOW WE.

  3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twe. For a CS controlled write cycle, OE may be LOW with no degradation to tow.

10.3

### **ORDERING INFORMATION**



2968 drw 11

# CMOS CacheRAM™ 32K x 9-BIT (288K-BIT) BURST COUNTER & SELF-TIMED WRITE

IDT71589SA

#### **FEATURES:**

- · High density 32K x 9 architecture
- · Internal write registers (address, data, and control)
- · Self-timed write cycle
- · Internal burst read and write address counter
- Clock to data times: 19, 24, and 34ns
- · Chip select for depth expansion
- Complies with all timing and signals of 80486 processors up to 40MHz
- I/O pins directly TTL-compatible
- · Packaged in plastic 300 mil 32-pin SOJ
- BiCMOS version available for 50MHz and 67MHz systems (IDT71B589)
- SIMM module versions also available from IDT in 128KB (IDT7MP6085 and IDT7MP6086) and 256KB (IDT7MP6087) densities, plus parity

#### DESCRIPTION:

The IDT71589 is a very high-speed 32K x 9-bit static RAM with full on-chip hardware support of the 80486 CPU interface. This part is designed to facilitate the implementation of the highest-performance secondary caches for the 486 architecture while using low-speed cache-tag RAMs and PALs and consuming the minimum possible board space.


The IDT71589 CacheRAM contains a full set of write data and address registers. Internal logic allows the processor to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

An internal burst address counter accepts the first cycle address from the processor, then cycles through the adjacent four locations using the 486's burst refill sequence on appropriate rising edges of the system clock.

Fabricated using IDT's CMOS high-performance sub-micron technology, this device operates at a very low power consumption and offers a maximum clock to data access time as fast as 19ns.

The IDT71589SA CacheRAMs are packaged in a 32-pin small-outline J-bend (SOJ) package, which allows for a 128KB (plus parity) secondary cache to be built in approximately 1.20 square inches.

#### **FUNCTIONAL BLOCK DIAGRAM**



2947 drw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. Intel and i486 are trademarks of Intel Corp.

SEPTEMBER 1992

#### PIN CONFIGURATION

SOJ TOP VIEW

#### **PIN NAMES**

A0-A14	Address Inputs
I/O1-I/O9	Data Input/Output
<del>CS</del>	Chip Select/Count Enable
WE	Write Enable
ŌĒ	Output Enable
ADS	Address Status
CLK	System Clock
GND	Ground
Vcc	Power

2947 tbl 01

2947 tbl 02

#### SPEED SELECTION

80486 Speed	Suggested IDT71589	
25MHz	IDT71589SA35	
33MHz	IDT71589SA25	
40MHz	IDT71589SA20	
50MHz	IDT71B589S14 <sup>(1, 2)</sup>	
50MHz	IDT71B589S12 <sup>(1, 2)</sup>	
67MHz	IDT71B589S10 <sup>(1, 3)</sup>	

#### NOTES:

- 1. Separate data sheet available for BiCMOS version.
- 2. Either part may be used, depending on system loads.
- 3. Intended for the P5 or future faster versions of the 80486.

# COUNT SEQUENCE(1) (Ao, A1 ONLY)

Start	+1	+2	+3
0	1	2	3
1	0	3	2
2	3	0	1
3	2	1	0

#### NOTE:

2947 tbl 03

 The counter wraps around to its starting value and repeats the same sequence after the last count.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	−0 to +70	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current	50	mA

#### NOTE:

2947 tbl 04

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2947 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
Vін	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

#### NOTE:

2947 tbl 06

1. VIL (min.) = -1.5V for pulse width of less than 10ns, once per cycle.

10

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = $5.0V \pm 5\%$ )

Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = 5.25V, Vin = 0V to Vcc		10	μА
lL0	Output Leakage Current	CS = VIH, VOUT = 0V to VCC, VCC = Max.		10	μА
Vol	Output Low Voltage (I/O1-I/O9)	loL = 8mA, VCC = Min.		0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4	T : -	V

2947 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 5\%$ , VLc = 0.2V, VHc = Vcc - 0.2V)

			715899	SA20 <sup>(3)</sup>	71589	SA25	71589	SA35	
Symbol	Parameter	Test Condition	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	CS = Vil., Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	130	_	130	_	130	_	mA
ICC2	Dynamic Operating Current	CS = Vil., Outputs Open Vcc = Max., f = fMAX <sup>(2)</sup>	240		220	_	200	_	mA

NOTES:

1. All values are maximum guaranteed values.

2947 tbl 08

2. At f = fMAX, address inputs are cycling at the maximum frequency of read cycles of 1/trac. f = 0 means no input lines are changing.

#### **AC TEST CONDITIONS**

	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Output Load	See Figures 1 & 2
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	5ns
Input Pulse Levels	GND to 3.0V

2947 tbl 09

#### CAPACITANCE

(TA = +25°C, f = 1.0 MHz, SOJ package only)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	VOUT = 0V	7	pF

NOTE:

 This parameter is determined by device characterization but is not production tested.




Figure 1. Output Load




Figure 2. Output Load (for tonz, tchz, tolz and tclz)

\*including scope and jig

#### **FUNCTIONAL DESCRIPTION**

The IDT71589 is a very fast 32K x 9 CMOS static Cache-RAM with internal edge-triggered registers dedicated to the support of the 486 CPU. These registers support the fastest systems and allow a 128KB or larger cache to be designed to consume the smallest number of chips, the lowest power and board space, and allow the designer to avoid the use of expensive high-speed cache-tag RAMs and PALs.

The internal registers are designed to support two highspeed functions: Burst read cycles, and a late-abort self-timed write cycle.

Burst read cycles are accomplished through the assertion of the ADS signal with a valid address input during the rising edge of the clock input. This address will be used to access the data in the CacheRAM during the next clock cycle, and data will be output during the following three cycles in accordance with the 486's burst refill sequence (i.e., during the next cycle the address' LSB is inverted, then the second LSB is inverted as the LSB is restored to its original value, etc.). Since the CacheRAM contains this counter internally, the critical clockto-data time of even the fastest CPU speeds can be met by using a slower RAM speed grade without resorting to chipintensive interleaving schemes. Should the ADS signal be sampled as valid after having been sampled as invalid, any bursting in process will be reinitialized to the new address, and a new burst cycle will be started. The burst counter wraps around at the end of the sequence and continues to count until stopped by the ADS or CS inputs. A fast copy-back scheme can harness this capability by reading, then writing the four burst addresses within a single burst cycle.

The self-timed write cycle significantly eases the timing of the address and data inputs during a write cycle, and allows the write/don't write decision to be postponed until the very end of the second cycle of a write cycle. During a write cycle, the address will be strobed into the address register during the first rising edge of the clock after the  $\overline{ADS}$  input becomes valid. Data is sampled into the data input register during the next cycle's rising edge, as is the write enable input. If a write has been enabled the data will be written from the address and input data registers into the CacheRAM during the high phase of the clock of that cycle.

A chip select pin is provided to give control over interruption of write cycles and burst read cycles. When the  $\overline{CS}$  input is used to interrupt a burst cycle, it operates as a synchronous input to the burst counter. A low level must be present on the chip select input and must satisfy data set-up and hold times in order for the counter to progress to its next state. To stop the counter at its current state, the chip select input must be taken high, and must stay high long enough to satisfy the CacheRAM's data set-up and hold times. The  $\overline{CS}$  pin also is used as an auxiliary to the  $\overline{WE}$  input. Writes can only be accomplished if both  $\overline{CS}$  and  $\overline{WE}$  are simultaneously sampled active.

The SOJ package allows for very effective space utilization as illustrated by the IDT Cache-SIMMs. The IDT7MP6086 offers 128KB in a 72-pin SIMM and the IDT7MP6085/7 offer 128KB/256KB in an 80-pin SIMM.


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, All Temperature Ranges)

		7158	71589SA20		SA25	71589SA35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tcyc	Clock Cycle Time	25	1 —	30	_	40	_	ns	
tch	Clock Pulse High <sup>(1)</sup>	10		11	_	14	_	ns	
tcl	Clock Pulse Low <sup>(1)</sup>	10		11	-	14	_	ns	
tsD	Set-up Time (ADS, WE, CS, Input Data)	3	I —	4	_	5		ns	
tHD	Hold Time (ADS, WE, CS, Input Data)	2	<u> </u>	2		2		ns	
tsa	Address Set-up Time	3	_	4	_	5	_	ns	
tha	Address Hold Time	2	T	2	_	2	_	ns	
tcp	Clock to Data Valid	<u> </u>	19	-	24	_	34	ns	
tDC	Data Valid After Clock	4	-	4		5	_	ns	
toe	Output Enable to Output Valid		8		9		10	ns	
tolz	Output Enable to Output in Low-Z <sup>(2,3)</sup>	2	— .	2	_	2	_	ns	
tonz	Output Disable to Output in High-Z <sup>(2,3)</sup>		8		9		10	ns	

#### NOTES:

- 1. This parameter is measured as a HIGH time above 2.2V and LOW time below 0.8V.
- 2. Transition is measured ±200mV from steady state.
- 3. This parameter is guaranteed with the AC load (Figure 2), but is not production tested.

# TIMING WAVEFORM OF READ CYCLE




#### NOTES:

1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.

2947 drw 05

2. A-Data from address, counter is not imcremented to the next addresses. If  $\overline{CS}$  is taken inactive during a burst read cycle, the burst counter will discontinue counting until  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters tsp and the. The output remains unchanged as long as the  $\overline{CS}$  is inactive to advance the counter and as long as the  $\overline{CS}$  reamins active.

### TIMING WAVEFORM OF BURST READ CYCLE




#### NOTES:

1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.

- 2947 drw 06
- If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters tso and t₁b.
- 3. A-Data from input address. B-Data from input address except Ao is now Ao. C-Data from input address except Ao is now Ao. D-Data from input address except Ao and Ao are now Ao and Ao.


### TIMING WAVEFORM OF WRITE CYCLE



2947 drw 07

- 1. OE must be taken inactive at least as long as toHz + tsa before the second rising clock edge of write cycle.
  2. CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### TIMING WAVEFORM OF BURST WRITE CYCLE



- 1.  $\overline{\text{OE}}$  must be taken inactive at least as long as toHz + tsa before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address. B-Data to be written to original input address except Ao is now Ao. C-Data to be written to original input address except Ao and Ao and Ao and Ao and Ao.
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If  $\overline{CS}$  is taken inactive during a burst write cycle the burst counter will discontinue counting until the  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters tsp and the.  $\overline{CS}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### **TRUTH TABLE**

CLK	Previous ADS	ADS	Address	WE	CS .	ŌĒ	1/0	Function
1	Н	L	Valid Input	Х	X	— <u>.                                    </u>		Preset Address Counter
1	. <u> </u>	H			. —			Ignore External Address Pins
1	L	Х	<del>-</del>	_	_		_	Ignore External Address Pins
1	7 / <b>X</b> -127 / //	Н			L	_	<del>-</del>	Sequence Address Counter
1	. L .	Х			L	-		Sequence Address Counter
1	X	Н			Ξ	_	_	Suspend Address Sequencing
1	L	X	.—		Н	_	_	Suspend Address Sequencing
. —	_	_	<b>–</b> ,	_	_	П	High-Z	Outputs Disabled
_	1, 1 <del>-</del> , 1 ,	-	7 1 <u></u> 1	Н		L	DATAOUT	Read
1	Х	Н	<u> </u>	L	L	Н	DATAIN	Write
1	L	Х	<u> </u>	L	L.	Н	DATAIN	Write
	<del>-</del>	-		L	L	L	-	Not Allowed

NOTE:


H = HIGH

L = LOW

X = Don't Care

= UnrelatedHigh-Z = High Impedance

**ORDERING INFORMATION** 





BICMOS CacheRAM™ 32K x 9-BIT (288K-BIT) BURST COUNTER & SELF-TIMED WRITE

PRELIMINARY IDT71B589S

#### **FEATURES:**

- 32K x 9 architecture
- · Internal write registers (address, data, and control)
- Self-timed write cycle
- · Internal burst read and write address counter
- Clock to data times: 10.5, 12, 14ns
- Small address set-up: 1ns
- · Chip select for depth expansion
- I/O pins TTL-compatible
- Complies with all timing and signals of 80486 processors up to 50MHz and P5 processors up to 67MHz
- · Packaged in plastic 300 mil 32-pin SOJ
- CMOS version available for 40MHz systems and below (IDT71589SA)

#### **DESCRIPTION:**

The IDT71B589 is a very high-speed 32K x 9-bit static RAM with full on-chip hardware support of the 80486 and P5 CPU interfaces. This part is designed to facilitate the implementation of the highest-performance secondary caches for the 486 and P5 architectures while using available cache-tag RAMs and PALs, and consuming the minimum possible board space.


The IDT71B589 CacheRAM contains a full set of write data and address registers. Internal logic allows the processor to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

An internal burst address counter accepts the first cycle address from the processor, then cycles through the adjacent four locations using the 486's and P5's burst refill sequence on appropriate rising edges of the system clock.

Fabricated using IDT's BiCMOS high-performance submicron technology, this device operates at a very low power consumption and offers a maximum clock to data access time as fast as 10.5ns, while providing an address setup of only 0.5ns.

The IDT71B589 CacheRAMs are packaged in a 32-pin small-outline J-bend (SOJ) package, which allows for a 128KB and 256KB (plus parity) secondary caches to be built in only 1.20 and 2.45 square inches, respectively.

#### **FUNCTIONAL BLOCK DIAGRAM**



The iDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc Intel and i486 are trademarks of Intel Corp.

#### PIN CONFIGURATION

02

SOJ TOP VIEW

#### **PIN NAMES**

A0-A14	Address Inputs
I/O1-I/O9	Data Input/Output
CS	Chip Select/Count Enable
WE	Write Enable
ŌĒ	Output Enable
ADS	Address Status
CLK	System Clock
GND	Ground
Vcc	Power

2951 tbl 01

2951 tbl 02

#### SPEED SELECTION

80486 Speed	Suggested IDT71B589
25MHz	IDT71589SA35 <sup>(1)</sup>
33MHz	IDT71589SA25 <sup>(1)</sup>
40MHz	IDT71589SA20 <sup>(1)</sup>
50MHz	IDT71B589S14 <sup>(2)</sup>
50MHz	IDT71B589S12 <sup>(2)</sup>
67MHz	IDT71B589S10 <sup>(3)</sup>

#### NOTES:

- 1. Separate data sheet available for CMOS version.
- 2. Either part may be used, depending on system loads.
- 3. Intended for the P5 or future faster versions of the 80486.

# COUNT SEQUENCE(1) (Ao, A1 ONLY)

Start	+1	+2	+3
0	1	2	3
1	0	3	2
2	3	0	1
3	2	1	0

#### NOTE:

2951 tbl 12

 The counter wraps around to its starting value and repeats the same sequence after the last count.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0 <sup>(2)</sup>	٧
Ta	Operating Temperature	-0 to +70	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation Plastic	1.5	W
lout	DC Output Current	50	mA

#### NOTES

051 461 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.
- 2. Vin should not exceed Vcc+0.5V. All pins should not exceed 7.0V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2951 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2951 tbl 05

1. VIL (min.) = -1.5V for pulse width of less than 10ns, once per cycle.

10

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc=5.0V\pm5\%$ )

Symbol	Parameter	Test Condition	Min.	Max.	Unit	
lu	Input Leakage Current	Vcc= 5.25V, ViN = 0V to Vcc	_	1	μА	
[ILO]	Output Leakage Current	CS = VIH, VOUT = 0V to VCC, VCC = Max.	_	1	μА	
Vol	Output Low Voltage (I/O1-I/O9)	IOL = 8mA, VCC = Min.		0.4	V	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	<del>-</del>	٧	

2951 tbl 06

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 5\%$ )

			71B58	9S10	71B58	9S12	71B58	9514	
Symbol	Parameter	Test Condition	Com'i.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
Icc1	Operating Power Supply Current	CS = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	140		140		140	_	mA
ICC2	Dynamic Operating Current	CS = VIL, Outputs Open Vcc = Max., f = fmax <sup>(2)</sup>	175	_	170		165	_	mA

#### NOTES:

1. All values are maximum guaranteed values.

2951 tbl 07

2. At f = fMAX, address inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no address input lines change.

#### **AC TEST CONDITIONS**

the state of the s	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, 3

2951 tbl 08

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0 \text{ MHz}, SOJ package only})$ 

Symbol	Parameter <sup>(1)</sup>	1) Condition		Unit
CIN	Input Capacitance	VIN = 3dV	4.5	pF
CI/O	Input/Output Capacitance	Vout = 3dV	6	pF

#### NOTE:

2951 tbl 09

 This parameter is determined by device characterization but is not production tested.




Figure 2. Output Load (for tohz, tchz, tolz and tclz) \*including scope and jig




Figure 3. Lumped Capacitive Load, Typical Derating

#### **FUNCTIONAL DESCRIPTION**

The IDT71B589 is a very fast 32K x 9 BiCMOS static CacheRAM with internal edge-triggered registers dedicated to the support of the 486 and P5 CPUs. These registers support the fastest systems and allow a 128KB or 256KB cache to be designed to consume the smallest number of chips, the lowest power and board space, and allow the designer to avoid the use of expensive high-speed cache-tag RAMs and PALs.

The internal registers are designed to support two high speed functions: Burst read cycles, and a late-abort self-timed write cycle.

Burst read cycles are accomplished through the assertion of the ADS signal with a valid address input during the rising edge of the clock input. This address will be used to access the data in the CacheRAM during the next clock cycle, and data will be output during the following three cycles in accordance with the 486's and P5's burst refill sequence (i.e., during the next cycle the address' LSB is inverted, then the second LSB is inverted as the LSB is restored to its original value, etc.). Since the CacheRAM contains this counter internally, the critical clock-to-data time of even the fastest CPU speeds can be met by using a slower RAM speed grade without resorting to chip-intensive interleaving schemes. Should the ADS signal be sampled as valid after having been sampled as invalid, any bursting in process will be reinitialized to the new address. and a new burst cycle will be started. The burst counter wraps around at the end of the sequence and continues to count until stopped by the ADS or CS inputs. A fast copy-back scheme can harness this capability by reading, then writing the four burst addresses within a single burst cycle.

The self-timed write cycle significantly eases the timing of the address and data inputs during a write cycle, and allows the write/don't write decision to be postponed until the very end of the second cycle of a write cycle. During a write cycle, the address will be strobed into the address register during the first rising edge of the clock after the  $\overline{ADS}$  input becomes valid. Data is sampled into the data input register during the next cycle's rising edge, as is the write enable input. If a write has been enabled the data will be written from the address and input data registers into the CacheRAM during the high phase of the clock of that cycle.

A chip select pin is provided to give control over interruption of write cycles and burst read cycles. When the  $\overline{\text{CS}}$  input is used to interrupt a burst cycle, it operates as a synchronous input to the burst counter. A LOW level must be present on the chip select input and must satisfy data set-up and hold times in order for the counter to progress to its next state. To stop the counter at its current state, the chip select input must be taken HIGH, and must stay HIGH long enough to satisfy the CacheRAM's data set-up and hold times. The  $\overline{\text{CS}}$  pin also is used as an auxiliary to the  $\overline{\text{WE}}$  input. Writes can only be accomplished if both  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are simultaneously sampled active.

The tight setup times available in the 10.5ns versions (0.5ns for addresses, 2ns for all others) facilitate the implementtion of no wait-state caches in P5 67MHz systems. These cache systems also benefit from IDT's sub-4ns FCT-T Logic.

The SOJ package allows for very effective space utilization and minimization of capacitance and inductance.


#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, 0°C to 70°C)

		71B58	71B589S10		71B589S12		71B589S14	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	15	_	20	_	20	_	ns
tch	Clock Pulse HIGH <sup>(1)</sup>	5.5		7		8	_	ns
tcL	Clock Pulse LOW <sup>(1)</sup>	5.5	_	7	_	8		ns
tsD	Set-up Time (ADS, WE, CS, Input Data)	2		3		3	_	ns
tHD	Hold Time (ADS, WE, CS, Input Data)	1		1		1	_	ns
tsa	Address Set-up Time	0.5		1	_	1		ns
tha	Address Hold Time	3	_	3		3	-	ns
tcD	Clock to Data Valid		10.5	_	12	_	14	ns
tDC	Data Valid After Clock	3	_	3	_	3	_	ns
toe	Output Enable to Output Valid		5		6	_	7	ns
tolz	Output Enable to Output in Low-Z <sup>(2, 3)</sup>	0		0		0		ns
tonz	Output Disable to Output in High-Z <sup>(1,2)</sup>		5		6		7	ns

#### NOTES:

- 1. This parameter is measured as a HIGH time above 2.2V and a LOW time below 0.8V.
- 2. Transition is measured ±200mV from steady state.
- 3. This parameter is guaranteed by device characterization with the AC load (Figure 2), but is not production tested.


### TIMING WAVEFORM OF READ CYCLE



- NOTES:


  1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. A-Data from address, counter is not incremented to the next addresses. If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until OS input again goes active. The timing of the OS input for this control of the burst counter must satisfy setup and hold parameters tsp and thip. The output remains unchanged as long as the ČS is inactive to advance the counter and as long as the OE remains active.

#### TIMING WAVEFORM OF BURST READ CYCLE




- 1. If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
- If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters tsp and t₁p.
- 3. A-Data to be written to the original input address. B-Data to be written to the original input address, except Ao is now Ao. C-Data to be written to the original input address, except Ao and Ao are now Ao and Ao.

#### TIMING WAVEFORM OF WRITE CYCLE



- 1. OE must be taken inactive at least as long as toHz + tsa before the second rising clock edge of write cycle.
  2. CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### TIMING WAVEFORM OF BURST WRITE CYCLE



- 1. OE must be taken inactive at least as long as toHz + tsA before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address. B-Data to be written to original input address, except Ao is now Ao. C-Data to be written to original input address, except Ao and Aı are now Ao and Aı
- 3. If ADS goes LOW during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If CS is taken inactive during a burst write cycle the burst counter will discontinue counting until the CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters to and the CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

### **TRUTH TABLE**

CLK	Previous ADS	ADS	Address	WE	CS	ŌĒ	1/0	Function
1	Н	L	Valid Input	Х	X		_	Preset Address Counter
$\uparrow$	X	Н			_	_	_	Ignore External Address Pins
1	L	Х	_			_	_	Ignore External Address Pins
<b>↑</b>	X	Н	_		L	_		Sequence Address Counter
1	L	Х			L			Sequence Address Counter
1	X	Н			Н	_	_	Suspend Address Sequencing
1	L	Х		_	Н		_	Suspend Address Sequencing
			<del>-</del>			Н	High-Z	Outputs Disabled
_	_		./1	Н	_	L	DATAOUT	Read
$\uparrow$	Х	Н		L	L	Н	DATAIN	Write
1	L	Х		L	L	Н	DATAIN	Write
			_	L	L	L.		Not Allowed

NOTE:


H = HIGH

L = LOW X = Don't 0

X = Don't Care - = Unrelated

High-Z = High Impedance

### **ORDERING INFORMATION**





# BiCameral™ CacheRAM™ 288K (16K x 9 x 2) FOR RISC CACHES

PRELIMINARY IDT71B229S

#### **FEATURES:**

- Supports the R3000, R3500 and R3001 to 40MHz
- · BiCameral organization:
  - -Split instruction/data cache support
  - —No bank-switching timing contention
- Single address bus
- Single data bus
- · Separate write enable and output enable for each bank
- Standard read and write control interface
- Internal address latches
- · 32-pin 300 mil SOJ package


#### **DESCRIPTION:**

The IDT71B229 is a BiCameral CacheRAM specifically designed to support the split instruction and data caches of the IDT 79R3000 microprocessor. A complete 128KByte cache for the R3000 or the R3500 can be built with only six to seven IDT71B229s (depending on the main memory size supported by the system), while an R3001 cache can be built with five to six parts. CPU clock frequencies up to 40MHz are supported. The small 300 mil package allows a 128KByte cache to fit in a circuit board area of approximately two square inches.

Internal address latches eliminate the need for external latches. The BiCameral (two bank) organization reduces the number of devices required to support the R3000's split-cache architecture and eliminates contention problems encountered when one RAM bank is being enabled while the other is being disabled. All timing parameters have been optimized to support the complete range of R3000 clock speeds, simplifying R3000 cache design.


Made with BiCMOS, IDT's advanced high-speed process, the IDT71B229 provides dense caches in low board space while consuming minimum power.

#### **FUNCTIONAL BLOCK DIAGRAM**



BiCameral and CacheRAM are trademarks and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

### PIN CONFIGURATIONS



SOJ TOP VIEV

2996 drw 02

#### TRUTH TABLE 1

				the second secon	
IOE	IWE	DOE	DWE	I/O(0:8)	Function
Н	Н	L	Н	DATA OUT	Read D Bank data
Н	Н	Н	L	DATA IN, HIGH-Z	Write data to D Bank
L	Н	Н	Н	DATA OUT	Read I Bank data
Н	L	Н	Н	DATA IN, HIGH-Z	Write data to I Bank
Н	Н	н	Н	High-Z	No Activity
L	L	х	Х	High-Z	Not Allowed
L	X	L	Х	High-Z	Not Allowed
L.	х	X	L	High-Z	Not Allowed
_X	L	L	Х	High-Z	Not Allowed
Х		X	L	High-Z	Not Allowed
X	X	L	L	High-Z	Not Allowed

2996 tbl 01

# TRUTH TABLE 2<sup>(1)</sup>

DCLK	l Address Latch	D Address Latch
L	Transparent	Latched
Н	Latched	Transparent

NOTE

2996 tbl 02

1. L = Low, H = High, X = Don't Care and High-Z = High Impedance

#### PIN DESCRIPTION

Name	Description
DCLK	DCLK, when high, allows the address inputs to flow through the D bank's address latch. Conversely, the address in the I bank's latch is held during a high input on DCLK. Taking DCLK low freezes data in the D bank's address latch and allows addresses to flow through the I bank's address latch.
ĪŌĒ	I Output Enable enables the data outputs from the I bank onto the data input/output pins. IOE must not be asserted simultanteously with the DOE, DWE or IWE pins.
DOE	This is an input which enables the data outputs from the D bank onto the data input/output pins. DOE must not be asserted simultanteously with the IOE, IWE or DWE pins.
IWE	I Write Enable, when low, gates data from the input/output pins into the RAM at the I bank address indicated by the output of the I bank address latch. Neither DOE nor IOE should be enabled during a write operation.
DWE	D Write Enable is an input which is taken low to gate data from the input/output pins onto the RAM at the address being output from the D bank address latch. Neither DOE or IOE should be asserted during a write operation.
Addr(0:13)	The fourteen address inputs are used to access any of the 16,384 locations in either the D or I bank. When an address latch is in the transparent state, these pins are routed directly to that latch's RAM bank. Taking the latch into its latched state causes that RAM bank to ignore subsequent changes on the address input pins.
I/O0:8	The input/output bus comprises nine signals whose functions are determined by the state of the $\overline{IOE}$ , $\overline{IWE}$ , $\overline{DOE}$ and $\overline{DWE}$ pins. During Output Enables, data is output upon these pins from the selected RAM bank from an address pointed to by the outputs of that bank's address latch. When either Write Enable is asserted, data can be written from these pins into the selected bank's RAM at the address being output by that bank's address latch. When $\overline{IOE}$ , $\overline{IWE}$ , $\overline{DOE}$ and $\overline{DWE}$ are all inactive, the input/output pins are floated in a high-impedance state.

2996 tbl 03

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1,2)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	рF
Соит	Output Capacitance	Vout = 3dV	7	pF

#### NOTE:

- This parameter is determined by device characterization, but is not production tested.
- 2. Capacitance is measured between 0V and 3V during switching.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit					
Vcc	Supply Voltage	4.75	5.0	5.25	٧					
GND	Supply Voltage	0	0	0	٧					
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧					
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧					

#### NOTES

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
Гоит	DC Output Current	50	mA

#### NOTE

2996 tbl 04

2996 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VIN must not exceed VCC+0.5V.

10

# DC ELECTRICAL CHARACTERISTICS<sup>(1, 2)</sup>

 $(Vcc = 5.0V \pm 5\%)$ 

Symbol	Parameter		71B229S12 Com'l.	71B229S16 Com'l.	71B229S22 Com'l.	71B229S28 Com'l	Unit
ICC1	Operating Power Supply Current Outputs Open, Vcc = Max., f = 0		145	145	145	145	mA
ICC2	Outputs Open, Vcc = Max.,	WE ≤ VIL	250	230	200	190	mA
		WE ≥ VIH	200	190	180	170	mA

#### NOTES:

1. All values are maximum guaranteed values.

2996 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5.0V \pm 5\%$ )

Symbol				IDT71B229S		
	Parameter	Test Condition	Min.	Max.	Unit	
[14]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μА	
Ito	Output Leakage Current	Vcc = Max., Vout = GND to Vcc		5	μА	
VoL	Output Low Voltage	IOL = 8mA, VCC = Min.		0.4	٧	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4		V	

2996 tbl 08

# ACCESS TIME AND CLOCK FREQUENCY EQUIVALENTS

71B229 Access Time
12 ns
16 ns
22 ns
28 ns

2996 tbl 09

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc		
Commercial	0°C to +70°C	۰ ۷٥	5V ± 5%		
			2006 +61 10		

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	- 5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 and 3

<sup>2.</sup> fmax=1/tcyc, all Address input pins are cycling at fmax. For Reads and Writes both ports are cycling at fmax.

f = 0 means no Address inputs change.






Figure 1. AC Test Load






Figure 3. Lumped Capacitive Load, Typical Derating Curve



\*Includes scope and jig.

Figure 2. AC Test Load (for tolz & tohz)



#### NOTE:

1. Loading of the IRd, IWr, DRd and DWr signals should be split evenly between the pair of R3000 pins dedicated to each of these functions.

Figure 2. Example of Cache Memory System Block Diagram

2996 tbl 12

# AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%)


		71B2	29S12	71B2	29S16	71B2	29522	71B2	<b>29</b> S28	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle									
tcyc	Read Cycle Time <sup>(1)</sup>	25		30	_	40	_	50	_	ns
tsu	Address Setup Time	. 4	_	4	-	5	_	5		ns
tH	Address Hold Time	3	_	3	_	4	_	6	_	ns
taa	Address Access Time	-	12	_	16	_	22	_	28	ns
toe	Output Enable Time		5		7	_	10	_	13	ns
tolz(2)	Output Enable to Output in Low-Z	2		2	_	2		2	_	ns
<b>t</b> OHZ <sup>(2)</sup>	Output Disable to Output in High-Z	2	5	2	6	2	8	2	10	ns

#### NOTES:

1. One cycle includes both a D bank read or write and an I bank read or write.

2. This parameter is guaranteed with the AC test load (Figure 2) due to device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLES(1)



#### NOTES:

- 1. DWE and IWE must be high during read cycles.
- 2. The transition is measured ±200mV from steady state.

10.6

# AC ELECTRICAL CHARACTERISTICS ( $Vcc = 5.0V \pm 5\%$ )


		71B2	29S12	71B2	29S16	71B2	29S22	71B2	29528	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle									
tcyc	Write Cycle Time <sup>(1)</sup>	25	_	30	_	40	_	50	_	ns
<b>t</b> su	Address Setup Time	4		4		5	_	5	_	ns
tн	Address Hold Time	3	_	3	_	4	-	6	_	ns
taw	Address to End of Write	10	_	13	-	16	-	20	_	ns
tas	Address to Start of Write	. 0		0	_	0		0	_	ns
twn	Write Recovery Time	-0.5	_	-0.5	_	-0.5	_	-0.5	_	ns
twp	Write Pulse Width	10	-	13	. —	16	— .	20		ns
tow	Data to Write Time Overlap	5	_	6	_	7	_	. 8	_	ns
tDH	Data Hold from Write Time	2	_	2		2	-	2	_	ns

NOTES

1. One cycle includes both a D bank read or write and an I bank read or write.

2996 tbl 13

# TIMING WAVEFORM OF WRITE CYCLES<sup>(1, 2)</sup>




1. DOE and IOE are high during write cycles.

2. DWE must be high or DCLK must be low during all address transitions. Likewise, WE or DCLK must be high during all address transitions.

10


# TIMING WAVEFORM OF MIXED READ AND WRITE CYCLES<sup>(1, 2, 3)</sup>



#### NOTE:

- DOE and TOE are high during write cycles.
   DWE must be high or DCLK must be low during all address transitions. Likewise, TWE or DCLK must be high during all address transitions.
- 3. DWE and IWE must be high during read cycles.
- 4. The transition is measured ±200mV from steady state.

### ORDERING INFORMATION



2996 drw 10

#### DOMESTIC SALES REPRESENTATIVES

#### ALABAMA

IDT 555 Sparkman Dr., Ste.1200-D Huntsville, AL 35816 (205) 721-0211

#### **ALASKA**

Thorson Co. Northwest Bellevue, WA (206) 455-9180

#### ARIZONA

Western High Tech Mktg. Scottsdale, Az (602) 860-2702

#### ARKANSAS

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### **CALIFORNIA**

...

(Corporate Headquarters) 2975 Stender Way P.O. Box 58015 Santa Clara, CA 95052 (408) 727-6116

(Western Headquarters) 2975 Stender Way

Santa Clara, CA 95052 (408) 492-8350 IDT (SW Regional Office)

(SW Regional Office) 6 Jenner Dr., Ste. 100 Irvine, CA 92718 (714) 727-4438

IDT (SW Regional Office) 16130 Ventura Blvd., Ste. 370 Encino, CA 91436 (818) 981-4438

Quest-Rep San Diego, CA (619) 622-5040

#### CANADA (EASTERN)

CMT Renmark, Inc. Kanata, ONT (613) 591-9555

CMT Renmark, Inc. Mississauga, ONT (416) 612-0900

CMT Renmark, Inc. Pointe Claire, Quebec (514) 694-6088

#### CANADA (WESTERN)

Thorson Co. Northwest Bellevue, WA (206) 455-9180

#### COLORADO

IDT (NW Regional Office) 1616 17th St., Ste. 370 Denver, CO 80202 (303) 628-5494

Thorson Rocky Mountain Englewood, CO (303) 773-6300

#### CONNECTICUT

SJ Associates Rockville Centre, NY (516) 536-4242

#### **DELAWARE**

IDT (NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. 201 Annapolis, MD 21403 (301) 858-5423

S-J Mid Atlantic, Inc. Mt. Laurel, NJ 08054 (609) 866-1234

#### FLORIDA

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

IDT (SE Regional Office) 18167 U.S. 19 North Ste. 455 Clearwater, FL 34624 (813) 532-9988

IDT (SE Regional Office) 1500 N.W. 49th St., Ste. 500 Ft. Lauderdale, FL 33309 (305) 776-5431

#### **GEORGIA**

IDT (SE Regional Office) 18167 U.S. 19 North Ste. 455 Clearwater, FL 34624 (813) 532-9988

#### HAWAII

IDT

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

#### IDAHO (NORTHERN)

Anderson Associates Bountiful, UT (801) 292-8991

#### IDAHO (SOUTHERN)

Thorson Rocky Mountain Salt Lake City, UT (801) 942-1683

#### **ILLINOIS**

IDT

(Central Headquarters) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

Synmark Sales Park Ridge, IL (708) 390-9696

#### INDIANA

Arete Sales Ft. Wayne, IN (219) 423-1478

Arete Sales Greenwood, IN (317) 882-4407

#### IOWA

Rep Associates Cedar Rapids, IA (319) 373-0152

#### KANSAS

Rush & West Associates Olathe, KS (913) 764-2700

#### KENTUCKY

Arete Sales Ft. Wayne, IN (219) 423-1478

#### LOUISIANA

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### MAINE

IDT (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### MARYLAND

IDT (NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. 201 Annapolis, MD 21403 (301) 858-5423

#### MASSACHUSETTS

IDT (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### MICHIGAN

Tritech Sales Farmington Hills, MI (313) 442-1200

#### **MINNESOTA**

IDT

(N. Central Regional Office) 1650 W. 82nd Street Ste. 1040 Minneapolis, MN 55431 (612) 885-5777

OHMS Technology Inc. Edina, MN (612) 932-2920

#### MISSISSIPPI

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

#### **MISSOURI**

Rush & West Associates St. Louis, MO (314) 965-3322

#### MONTANA

Thorson Rocky Mountain Englewood, CO (303) 773-6300

#### **NEBRASKA**

IDT

(Central Headquarters) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

#### NEVADA (NORTHERN)

IDT

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

#### NEVADA (SOUTHERN)

Western High Tech Mktg. (Clark County, NV) Scottsdale, AZ (602) 860-2702

#### **NEW HAMPSHIRE**

IDT

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### **NEW JERSEY**

IDT (NE Regional Office) One Greentree Centre, Ste. 202 Marlton, NJ 08053 (609) 596-8668

SJ Mid-Atlantic, Inc. Mt. Laurel, NJ (609) 866-1234

#### **NEW MEXICO**

Western High Tech Mktg. Scottsdale, Az (505) 884-2256

#### **NEW YORK**

IDT

(NE Regional Office) 250 Mill St., Ste.107 Rochester, NY 14614 (716) 777-4040

Quality Components Buffalo, NY (716) 837-5430

Quality Components Manlius, NY (315) 682-8885

SJ Associates Rockville Centre, NY (516) 536-4242

#### **NORTH CAROLINA**

Tingen Technical Sales Raleigh, NC (919) 870-6670

#### NORTH DAKOTA

OHMS Technology Inc. Edina, MN (612) 932-2920

#### OHIO

Norm Case Associates Rocky River, OH (216) 333-0400

#### **OKLAHOMA**

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### OREGON

IDT (NW RegionalOffice) 15455 NW Greenbriar Pkwy Ste. 210 Beaverton, OR 97006 (503) 690-8978

#### PENNSYLVANIA (WESTERN)

Norm Case Associates Rocky River, OH (216) 333-0400

#### PENNSYLVANIA (EASTERN)

S-J Mid-Atlantic Mt. Laurel, NJ 08054 (609) 866-1234

### RHODE ISLAND

IDT (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### **SOUTH CAROLINA**

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

#### SOUTH DAKOTA

OHMS Technology Inc. Edina, MN (612) 932-2920

# TENNESSEE

IDT 555 Sparkman Dr., Ste. 1200-D Huntsville, AL 35816 (205) 721-0211

#### **TEXAS**

IDT (S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### UTAH

Anderson Associates Bountiful, UT (801) 292-8991

Thorson Rocky Mountain Salt Lake City, UT 84121 (801) 942-1683

#### VERMONT

IDT (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### **VIRGINIA**

IDT (NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. 201 Annapolis, MD 21403 (301) 858-5423

#### WASHINGTON

Thorson Co. Northwest Bellevue, WA (206) 455-9180

#### **WEST VIRGINIA**

Norm Case Associates Rocky River, OH (216) 333-0400

#### WISCONSIN

Synmark Sales Park Ridge, IL (708) 390-9696

#### WYOMING

Thorson Rocky Mountain Englewood, CO (303) 773-6300

### IDT TECHNICAL CENTERS

Integrated Device Technology, Inc. (Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

Integrated Device Technology, Inc. (Southwestern Regional Office) 6 Jenner Drive, Suite 100 Irvine, CA 92718 (714) 727-4438 Integrated Device Technology, Inc. (South Central Regional Office) 14285 Midway Road, Suite 100 Dallas, TX 75244 (214) 490-6167

Integrated Device Technology, Inc. (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Parkway, Suite 4002 Westboro, MA 01581 (508) 898-9266 Integrated Device Technology, Ltd.
(European Headquarters/Northern Europe Regional Office)
21 The Crescent Leatherhead Surrey, UK KT228DY Tel.: 44-0372-363-339/734

# **AUTHORIZED DISTRIBUTORS (U.S. and Canada)**

**Alliance** 

Future Electronics Hall-Mark

Hamilton/Avnet

Insight Electronics Vantage Components Zentronics

Contact your local office.

#### INTERNATIONAL SALES REPRESENTATIVES

#### **AFRICA**

Monte Vista International 5673 W. Los Positas Blvd., Ste 205 Pleasanton, CA 94588 Tel: 510-463-8693

#### **AUSTRALIA**

George Brown Group Rydalmere, Australia Tel.: 612-638-1999

George Brown Group Hilton, Australia Tel.: 618-352-2222

George Brown Group Blackburn, Australia Tel.: 613-878-8111

#### AUSTRIA

Elbatex AG Hardstrasse 72 CH-5430 Wettingen Switzerland Tel.: 011-41-56275-777

#### **BELGIUM**

Retea S A St.-Stevens-Woluwe, Belgium Tel.: 322-725-1080

#### DENMARK

Exatec A/S Copenhagen, Denmark Tel.: 45-31-191022

# **FINLAND**

Comodo Oy Helsinki, Finland Tel.: 358-0757-2266

# **FRANCE**

IDT

(So. Europe Reg. Office) 15 Rue du Buisson aux 91300 Massy, France Tel.: 33-1-69-30-89-00

Scientec REA Bordeaux, France Tel.: 33-56-39-3271

Scientec REA Chatillon France Tel.: 33-149-652750

Scientec REA Cesson-Sevigne, France Tel.: 33-99-83-9898

Scientec REA Rognes, France Tel.: 33-42-50-1805 Scientec REA Schwerwiller, France Tel.: 33-88-82-5514

Scientec, REA Saint-Etienne, France Tel: 33-77-79-7970

A2M Brignolles, France Tel.: 33-1-94-59-2293

Bron, France Tel.: 33-1-72-37-0414

BUC. France Tel.: 33-1-39-56-8181

Cesson-Sevigne, France Tel.: 33-1-99-63-3232

Le Chesnay Cedex, France Tel.: 33-1-39-54-9113

Merignac, France Tel.: 33-1-56-34-1097

A2M

Aquitech Merignac, France Tel.: 33-56-55-1830

Aquitech Cedex, France Tel.: 33-1-4-96-9494

Rennes, France Tel.: 33-99-78-3132

Aquitech

Aquitech Lyon, France Tel.: 33-72-73-2412

#### **GERMANY**

IDT (Central Europe Reg. Office) Gottfried-Von-Cramm-Str. 1 8056 Neufahrn, Germany Tel.: 49-8165-5024

Jermyn GmbH Limburg, Germany Tel.: 49-6431/508-0

Jermyn GmbH Berlin, Germany Tel.: 49-30/2142056

Jermyn GmbH Dusseldorf, Germany Tel.: 49-211/25001-0

Jermyn GmbH Heimstetten, Germany 49-89/909903-0

Jermyn GmbH Herrenberg, Germany Tel.: 49-7032/203-01

Jermyn GmbH Norderstedt, Germany Tel.: 49-40/5282041

Jermyn GmbH Nurnberg, Germany Tel.: 49-911/425095

Scantec GmbH Planegg, Germany Tel.: 49-859-8021

Scantec GmbH Kirchheim, Germany Tel.: 49-70-215-4027

Scantec GmhH Ruckersdorf, Germany Tel.: 49-91-157-9529

Topas Electronic GmbH Hannover, Germany Tel.: 49-51-113-1217

Topas Electronic GmbH Quickborn, Germany Tel.: 49-4106-73097

#### HONG KONG

(Hong Kong Reg. Office) Rm. 1505. 15/F The Centre Mark, 287-299 Queen's Road Central Hong Kong Tel.: 852-542-0067

Lestina International Ltd. Kowloon, Hong Kong Tel.: 852-735-1736

#### INDIA

Malhar Corp. Bryn Mawr, PA Tel.: 215-527-5020

Sritech Information Technology, Inc Javanagar, Bangalore 0812-643608

#### ISRAEL

Vectronics, Ltd. Herzlia, Israel Tel.: 972-52-556070

#### ITALY

Lasi Electronica Bologna, Italy Tel.: (3951) 353815

Lasi Electronica Firenze, Italy Tel.: (3955) 582627

Lasi Electronica Milano, Italy Tel.: (39) 266-101370

Lasi Electronica Roma, Italy Tel.: (19396) 5405301 Lasi Electronica Torino, Italy Tel.: (3911) 328588

Microelit SPA & SRL Milan, Italy Tel.: 39-2-4817900

Microelit SPA & SRL Rome, Italy Tel.: 39-6-8894323

#### **JAPAN**

דמו (Japan Headquarters) Ù.S. Bldg. 201 1-6-15 Hirakarasho. Chiyoda-Ku Tokyo 102, Japan Tel.: 813-3221-9821

Dia Semicon Systems Tokyo, Japan Tel.: 813-3439-2700

Kanematsu Semiconductor Corp. Tokyo, Japan Tel.: 813-3551-7791

Marubun Tokyo, Japan Tel.: 813-3639-9805

Tachibana Tectron Co., Ltd. Tokyo, Japan Tel.: 813-3793-1171

Eastern Electronics Seoul Korea Tel: 822-553-2997

**KOREA** 

# **NETHERLANDS**

Eindhoven, Netherlands Tel.: 31-40-816565

#### NORWAY

Eltron A/S Oslo, Norway Tel.: 47-2-500650

### SINGAPORE

(Hong Kong Reg. Office) Rm. 1505, 15/F The Centre Mark, 287-299 Queen's Road Central Hong Kong Tel.: 852-542-0067

#### **SOUTH AMERICA**

Intectra Inc. Mountain View, CA Tel.: 415-967-8818

#### SPAIN

Anatronic, S.A. Madrid, Spain Tel.: 34-1-542-5566

Anatronic, S.A. Barcelona, Spain Tel.: 34-3-258-1906

#### SWEDEN

Svensk Teleindustri AB Spanga, Sweden Tel.: 46-8-761-7300

#### SWITZERLAND

Elbatex AG Hardstrasse 72 CH-5430 Wettingen Switzerland Tel.: 011-41-56275-777

#### TAIWAN

Johnson Trading Company Taipei, Taiwan Tel.: 886-273-31211

World Peace Industrial Co., Ltd. Taipei, Taiwan Tel: 886-2788-5200

Taipei, Taiwan Tel.: 886-2-7753666

#### UNITED KINGDOM

IDT (European Headquarters/ No. Europe Reg. Office) 21 The Crescent Leatherhead Surrey, UK KT228DY Tel.: 44-0372-363-339/734

Micro Call, Ltd. Thame Oxon, UK Tel.: 44-844-261-939

The Access Group Ltd. Hertfordshire, UK Tel.: 0462-480888

			4	
	• •			
,				
			•	
		1		
				4 **
				•
			•	
				* * * * * * * * * * * * * * * * * * *
				**************************************
	a kina sa	• •		
			+ 4 + 4	



# Integrated Device Technology, Inc.

2975 Stender Way Santa Clara, CA 95054-3090 (800) 345-7015 FAX: (408) 492-8674

