

# **AMD-K6™ Processor**

## **Microarchitecture Overview and Product Update**

**Lance L. Smith**  
**Director, Technical Marketing**


- ◆ **Microarchitecture Overview**
- ◆ **Silicon Technology**
- ◆ **Summary**

- ◆ **Decoupled Decode/Execution Superscalar x86 Processor**
- ◆ **Instruction Predecoding**
- ◆ **Large Level-One Caches**
- ◆ **Multiple Sophisticated Decoders**
- ◆ **Out-of-Order Execution Engine**
- ◆ **Centralized Instruction Control Unit**
- ◆ **Specialized Parallel Execution Units**
- ◆ **Binary Compatible MMX Multimedia Unit**
- ◆ **Socket 7 Compatible**

# Internal Block Diagram




## AMD-K6™ Processor Microarchitecture Overview



# AMD-K6 DIE Photograph



## AMD-K6™ Processor Microarchitecture Overview



### ◆ Split Level-One On-Chip Caches

#### ◆ Instruction Cache

- 32K Byte in size
- 2-Way Set Associativity
- 32 Byte Line Size
- Single Cycle Access

#### ◆ Dual Port Data Cache


- 32K Byte in size
- 2-Way Set Associativity
- 32 Byte Line Size
- Write-Back Policy
- Supports simultaneous loads and stores in a Single cycle
- Full MESI support

# Front End - Predecode Logic



## AMD-K6™ Processor Microarchitecture Overview

- ◆ Predecoding allows higher sustainable decode bandwidth!
- ◆ Identifies Instruction Boundaries for Decoders
- ◆ Decoding begins during level-one instruction cache fills
- ◆ Predecode data stored along side the L1 Instruction Cache
- ◆ Instruction lengths determined on a byte by byte basis



### ◆ **Sophisticated x86 Decoders**

- Direct hardware translation for most x86 Instructions
- Most x86 Instructions decode as 1 to 4 RISC-like operations

### ◆ **Dual Short Decoders**

- Decodes up to two x86 instructions per clock
- Decoders supports translation of the most commonly used x86 instructions
- Short Decoders can generate up to two RISC86 operations each

### ◆ **Long Decoder**

- Decodes semi-common and commonly used x86 instructions
- Generates up to four RISC86 operations

### ◆ **Vector Decoder**

- Uncommon, complex code is mapped into ROM-resident RISC86 sequences
- Generates the first set of RISC86 operations and a ROM vector




# Front End - Decoders



## AMD-K6™ Processor Microarchitecture Overview

### ◆ Block Diagram of Sophisticated x86 Decoders



# Six Issue Out-of-Order Engine



## AMD-K6™ Processor Microarchitecture Overview

### ◆ Instruction Control Unit

- Centralized Scheduler Buffering up to 24 RISC86 Operations
- Full register renaming (48 total Registers)
- Full out-of-order issue and speculative execution
- Six RISC86 issue and In-order retirement

### ◆ Seven Parallel Execution Units

- Two Stage Load and Store units
- Integer X, Integer Y, Floating-Point and Branch units
- Intel MMX instruction compatible Multimedia unit

### ◆ Branch Logic

- Two-Level Branch Prediction based on 8192-entry Branch History Table
- Target address calculation occurs during decode cycle
- 16-entry Branch Target Cache
- 16-entry Return Address Stack

- ◆ **Designed for AMD Scaleable 0.35 Micron Process**
- ◆ **Transistor Channel Length 0.3 Micron**
- ◆ **Shallow Trench Isolation (Low Junction Capacitance)**
- ◆ **Design Scaleable to 0.25 Micron process**
- ◆ **Six Total Interconnect Layers**
  - Local Interconnect (level - 0)
  - 5 Global Interconnect or metal layers
- ◆ **C4 Technology for flip-chip mounting**
  - Low inductance for I/O signals
  - Improves power distribution and die size
- ◆ **Contains 8.8 Million transistors**

# Feature Summary



## AMD-K6™ Processor Advantage

	AMD-K6	Intel Pentium Pro
<b>x86 Decoders</b>	2 Sophisticate, 1 long, 1 vector	1 Sophisticated, 2 simple
<b>Decode Bandwidth: 32-bit typ/max</b>	1.9/2.0	2.1/3.0*
<b>Decode Bandwidth: 16-bit typ/max</b>	1.8/2.0	1.5/3.0*
<b>Average RISCops/x86: 32-bit code</b>	1.2 (lower is better)	1.5*
<b>Average RISCops/x86: 16-bit code</b>	1.5 (lower is better)	2.0*
<b>Maximum ROP Issue Rate</b>	6	5
<b>Speculative Execution</b>	Yes	Yes
<b>Out of Order Execution</b>	Yes	Yes
<b>Physical Registers</b>	48	40
<b>Centralized Buffer max/active</b>	24/18	40/20
<b>FPU Multiply/ADD Latency</b>	2/2	5/3
<b>Pipeline Stages</b>	6	12
<b>Misaligned Loads</b>	1 cycle penalty	6 cycle penalty
<b>Branch History Table</b>	8192 entries	512 entries
<b>Branch Prediction Accuracy</b>	95%	85-90%
<b>Misprediction Penalty</b>	1-4 (Short Pipeline)	10-15 cycles
<b>Instruction/Data TLB</b>	64/128 entries	32/64 entries
<b>L1 Instruction-Cache</b>	32KB +Predecode 2-Way Set-Assoc.	8KB 2-Way Set-Assoc.
<b>L1 Data Cache</b>	32KB, 2-Way Set-Assoc. (Load+Store)/cycle	8KB, 4-Way Set-Assoc. (Load+Store)/cycle
<b>Local Bus Bandwidth</b>	528 MB/sec	528 MB/sec
<b>Local Bus Latency</b>	2 clocks	5-7 clocks

\* "Nx686 Goes Toe-to-Toe with Pentium Pro", Microprocessor Report, Vol.9 No.14, Oct. 23, 1995, MicroDesign Resources

- ◆ **Leading Edge 6th Generation Architecture with MMX Technology**
- ◆ **State of the Art .35 micron, 5 layer metal Process Technology**
- ◆ **Low-Cost, High Performance Socket 7 Infrastructure**
- ◆ **World class FAB 25 sub-micron Manufacturing Capability**