# At a Glance

DSP Chips Enable PC Multimedia
Editorial: Digital Bets Company on Weak Hand
Most Significant Bits
<b>x86 Has Plenty of Performance Headroom9</b> Despite pundits' claims to the contrary, the x86 architecture can continue to increase in performance by taking advantage of tech-
niques, such as register renaming and out-of-order execution, that have been pioneered by high-end RISC processors. Over time, RISC and CISC designs will become more similar as both use the same techniques to increase parallelism and boost performance.
niques, such as register renaming and out-of-order execution, that have been pioneered by high-end RISC processors. Over time, RISC and CISC designs will become more similar as both use the same
niques, such as register renaming and out-of-order execution, that have been pioneered by high-end RISC processors. Over time, RISC and CISC designs will become more similar as both use the same techniques to increase parallelism and boost performance.  Viewpoint: Intel and HP Shoot Each Other in the Foot15  Nick Tredennick explains how, in combining x86 and PA-RISC into a new architecture, Intel and HP have weakened their current positions and are unlikely to succeed in their new endeavor.  Literature Watch
niques, such as register renaming and out-of-order execution, that have been pioneered by high-end RISC processors. Over time, RISC and CISC designs will become more similar as both use the same techniques to increase parallelism and boost performance.  Viewpoint: Intel and HP Shoot Each Other in the Foot15  Nick Tredennick explains how, in combining x86 and PA-RISC into a new architecture, Intel and HP have weakened their current positions and are unlikely to succeed in their new endeavor.

## MICROPROCESSOR ♥ REPORT

THE INSIDERS' GUIDE TO MICROPROCESSOR HARDWARE

### **Publisher and Editorial Director**

Michael Slater E-mail: mslater@mdr.ziff.com

#### **Editor in Chief**

Linley Gwennap E-mail: linley@mdr.ziff.com

Editorial Assistant: Suzanne Gifford Technical Assistant: Mike Rockich

## **Editorial Board**

Dennis Allison Rich Belgard Jeff Deutsch Brian Case Mike Feibus **Bruce Koball** Dean McCarron Bernard L. Peuto Martin Reynolds John Snell Nick Tredennick John F. Wakerly John H. Wharton

#### **Editorial Office**

2880 Lakeside Dr., Suite 300 Santa Clara, CA 95054 Phone: 408.980.4309 Fax: 408.980.4354

Microprocessor Report is published every three weeks, 17 issues per year. Rates are: N. America: \$495 per year, \$895 for two years. Europe: £375 per year, £645 for two years. Elsewhere: \$595 per year, \$1095 for two years. Additional copies in the same envelope: \$175 per year in North America, \$225 elsewhere. Back issues are available.

Microprocessor Report reviews and analyzes industry news based on information obtained from sources generally available to the public and from industry contacts. Although we consider these sources to be reliable, we cannot guarantee their accuracy. Readers assume full responsibility for any use made of the information contained herein.

Throughout this newsletter, trademark names are used. Rather than place a trademark symbol at every occurrence, we hereby state that we are using the names only in an editorial fashion with no intention of infringement of the trademark.



**President:** Michael Slater

Subscriptions, customer service, and Microprocessor Forum information:

## **Business Office**

874 Gravenstein Hwy. So., Suite 14 Sebastopol, CA 95472

Phone: 707.824.4004 Fax: 707.823.0504 E-mail: cs@mdr.ziff.com

Copyright ©1994, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written

Winner of the 1993 Computer Press Awards



Printed on recycled paper with soy ink.