

At a Glance

Hal Reveals Multichip SPARC Processor	1
The first systems from startup Hal Computer will use a 64-bit SPARC processor implemented in a multichip module. The Sparc64 is an advanced superscalar design that should achieve performance similar to that of Sun's UltraSparc. Neither Hal nor parent Fujitsu plans to market the PM1 as a standalone processor product.	
Editorial: The Upside of the Pentium Bug	3
By standing behind its product, Intel will benefit from the Pentium bug, pressuring other vendors to guarantee their processors.	
Most Significant Bits	4
PowerPC sets new performance targets; MIPS extends its roadmap; HP LaserJet 5 to use first ColdFire chip; NexGen drops 586 price to \$239; NEC cuts PA-RISC deal; Galileo introduces Orion cache controller; Errata: P6 instruction decode.	
Hitachi SH-3 Hits 100 MIPS	12
The third-generation SH7000 pushes the clock speed to 100 MHz by jumping to a 0.5-micron process. The new chip also adds an MMU, positioning it for the PDA market.	
Intel Releases Pentium Errata List	15
The Pentium bug list, revealed publicly for the first time, describes a large number of bugs, some of which could affect end users, but nearly all are fixed in the most recent steppings.	
NeoMagic Puts Graphics System in One Chip	20
Startup NeoMagic's first product combines a notebook graphics controller with a 1M frame buffer on a single chip, reducing power consumption and footprint while improving performance.	
Literature Watch	22
Recent IC Announcements	23
Resources	24

MICROPROCESSOR REPORT

THE INSIDERS' GUIDE TO MICROPROCESSOR HARDWARE

Publisher and Editorial Director

Michael Slater
E-mail: mslater@mdr.ziff.com

Editor in Chief

Linley Gwennap
E-mail: linley@mdr.ziff.com

Senior Editor

James L. Turley
E-mail: jturley@mdr.ziff.com

Editorial Assistant: Suzanne Gifford

Editorial Board

Dennis Allison	Rich Belgard
Brian Case	Jeff Deutsch
Mike Feibus	Bruce Koball
Dean McCarron	Bernard L. Peuto
Martin Reynolds	John Snell
Nick Tredennick	John F. Wakerly
John H. Wharton	

Editorial Office

480 San Antonio Rd., Suite 210
Mountain View, CA 94040

Phone: 415.917.3050 **Fax:** 415.917.3093

Microprocessor Report is published every three weeks, 17 issues per year. Rates are: *N. America:* \$495 per year, \$895 for two years. *Europe:* £375 per year, £645 for two years. *Elsewhere:* \$595 per year, \$1,095 for two years. Additional copies in the same envelope: \$175 per year in North America, \$225 elsewhere. Back issues are available.

Microprocessor Report reviews and analyzes industry news based on information obtained from sources generally available to the public and from industry contacts. Although we consider these sources to be reliable, we cannot guarantee their accuracy. Readers assume full responsibility for any use made of the information contained herein.

Throughout this newsletter, trademark names are used. Rather than place a trademark symbol at every occurrence, we hereby state that we are using the names only in an editorial fashion with no intention of infringement of the trademark.

Published by

MICRODESIGN

President: Michael Slater

Director of Operations: Donna Schaffer

Subscriptions, customer service, and
Microprocessor Forum information:

Business Office

874 Gravenstein Hwy. So., Suite 14
Sebastopol, CA 95472

Phone: 707.824.4004 **Fax:** 707.823.0504

E-mail: cs@mdr.ziff.com

Copyright ©1995, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written permission.

Winner of the 1993 Computer Press Awards



Printed on recycled paper with soy ink.