

At a Glance

Intel's P6 Bus Designed for Multiprocessing	1
The new bus interface on Intel's P6 processor is tuned for long-latency memory operations and multiprocessing configurations. The bus can sustain 528 Mbytes/s of bandwidth while maintaining cache consistency in high-end MP systems.	
Editorial: Can Apple Adapt to the PC Business Model?	3
It's been a long time coming, but Apple has finally begun licensing its Macintosh line. Can the company succeed, or is it too late?	
Most Significant Bits	4
K5 hits speed bump, may ship at 75 MHz; AMD inks two deals with HP; NexGen cuts prices, signs new COO; Intel's enhanced Pentium slips to 1996; Siemens to market MoSys DRAMs; IIT makes MPEG authoring affordable.	
Intel Boosts Notebook Pentium to 90 MHz	11
By reducing voltage levels and increasing operating frequency, Intel is pushing Pentiums into mainstream notebook designs.	
UltraSparc Rolls Out at Target Clock Speed	12
Sun's promised 167-MHz UltraSparc processor has some surprises. While floating-point performance is better than predicted, the chip's integer performance is significantly below expectations.	
Action-Packed Fray for Newest Video Games	15
Game-makers Nintendo, Sega, Sony, 3DO, and Atari are all betting millions of dollars on the next generation of video games. After some surprise schedule changes, the big players have made their plays. Hanging on the outcome are microprocessor vendors like MIPS, Hitachi, and NEC, along with their newest 32- and 64-bit chips.	
Patent Watch	21
Literature Watch	22
Recent IC Announcements	23
Resources	24

MICROPROCESSOR REPORT

THE INSIDERS' GUIDE TO MICROPROCESSOR HARDWARE

Publisher and Editorial Director

Michael Slater
E-mail: mslater@mdr.zd.com

Editor in Chief

Linley Gwennap
E-mail: linley@mdr.zd.com

Senior Editor

James L. Turley
E-mail: jturley@mdr.zd.com

Editorial Assistant: Suzanne Gifford

Editorial Board

Dennis Allison	Rich Belgard
Brian Case	Jeff Deutsch
Mike Feibus	Bruce Koball
Dean McCarron	Bernard L. Peuto
Martin Reynolds	John Snell
Nick Tredennick	John F. Wakerly
John H. Wharton	Yong Yao

Editorial Office

480 San Antonio Rd., Suite 210
Mountain View, CA 94040

Phone: 415.917.3050 **Fax:** 415.917.3093

Microprocessor Report is published every three weeks, 17 issues per year. Rates are: *N. America:* \$495 per year, \$895 for two years. *Europe:* £375 per year, £645 for two years. *Elsewhere:* \$595 per year, \$1,095 for two years. Additional copies in the same envelope: \$175 per year in North America, \$225 elsewhere. Back issues are available.

Microprocessor Report reviews and analyzes industry news based on information obtained from sources generally available to the public and from industry contacts. Although we consider these sources to be reliable, we cannot guarantee their accuracy. Readers assume full responsibility for any use made of the information contained herein.

Throughout this newsletter, trademark names are used. Rather than place a trademark symbol at every occurrence, we hereby state that we are using the names only in an editorial fashion with no intention of infringement of the trademark.

Published by

MICRODESIGN

President: Michael Slater

Director of Operations: Donna Schaffer

Subscriptions, customer service, and
Microprocessor Forum information:

Business Office

874 Gravenstein Hwy. So., Suite 14
Sebastopol, CA 95472

Phone: 707.824.4004 **Fax:** 707.823.0504

E-mail: cs@mdr.zd.com

Copyright ©1995, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written permission.

Winner, Computer Press Award, 1993, 1994



Printed on recycled paper with soy ink.