

Verite: A Programmable 3D Chip 1
 Startup Rendition has taken a unique approach to accelerating 3D graphics, combining a programmable RISC processor with a hard-wired rendering engine. The RISC core handles the critical setup task; most competitors' 3D chips do not handle setup in hardware and thus perform poorly on high-end 3D applications. Verite's RISC engine includes an expanded register file and special instructions optimized for graphics calculations.

Editorial: Computers Move into the Living Room 3
 Microsoft is working to make PCs much easier to use and more easily integrated into the home entertainment system, allowing them to take the next step into the home.

Most Significant Bits 4
 IBM pushes PowerPC 604 to 180 MHz; Pentium Pro prices approach \$500; Intel to sell Klamath daughtercards; New MicroSparc CPU has PCI interface; Philips doubles up on PDA processors; S-MOS 3D chip leverages frame buffer; MoSys turns DRAM into cache memory; Silicon Magic launches fastest EDO; LSI Logic MPEG encoder programmable in C.

IBM Opens Mac Licensing—for Others 11
 IBM today announced a wide-ranging Mac OS license that allows it to sublicense any system maker to build Macintosh clones using an IBM PowerPC processor. This license should enable many new vendors to enter the Macintosh market in the next year.

PCs Head Toward Appliance Status 12
 Microsoft's SIPC initiative and PC 97 roadmap attempt to make PCs easier to use. For example, OnNow allows a PC to start up quickly by resting in a low-power state rather than being completely off. DeviceBay lets PC makers build systems that can be expanded without opening the case. USB and IEEE 1394 are also part of SIPC.

440FX Cuts Cost of Pentium Pro Systems 15
 Intel's new system-logic chip set for Pentium Pro requires only three chips, rather than the eight used previously, and lists for \$82. It also adds compelling features such as EDO and USB support. The 440FX will enable Pentium Pro systems to sell for less than \$2,500.

SDRAMs Ready to Enter PC Mainstream 17
 A review of the many options for PC main memory shows that, while EDO is now the DRAM of choice, synchronous DRAM is poised to take over in 1997. A new metric, fill factor, demonstrates why SDRAM and Rambus DRAM will make the cut while asynchronous memory chips fall by the wayside.

Literature Watch 24

Recent IC Announcements 25

Patent Watch 26

Chart Watch 27

Resources 28

Publisher and Editorial Director

Michael Slater
 E-mail: mslater@mdr.zd.com

Editor in Chief

Linley Gwennap
 E-mail: linley@mdr.zd.com

Senior Editor

Jim Turley
 E-mail: jturley@mdr.zd.com

Senior Analyst

Yong Yao
 E-mail: yyao@mdr.zd.com

Senior Analyst

Peter N. Glaskowsky
 E-mail: pglaskowsky@mdr.zd.com

Editorial Assistant: Suzanne Gifford

Editorial Board

Dennis Allison	Rich Belgard
Brian Case	Jeff Deutsch
Dave Epstein	Don Gaubatz
John Novitsky	Bernard Peuto
Nick Tredennick	John F. Wakerly

Editorial Office

480 San Antonio Rd., Suite 210
 Mountain View, CA 94040

Phone: 415.917.3050 **Fax:** 415.917.3093

Microprocessor Report is published every three weeks, 17 issues per year. Rates are: N. America: \$495 per year, \$895 for two years. Europe: £375 per year, £645 for two years. Elsewhere: \$595 per year, \$1,095 for two years. Additional copies in the same envelope: \$175 per year in North America, \$225 elsewhere. Back issues are available.

Published by



President: Michael Slater

Business Office

874 Gravenstein Hwy. So., Suite 14
 Sebastopol, CA 95472

Phone: 707.824.4004 **Fax:** 707.823.0504

Subscriptions: 707.824.4001

E-mail: cs@mdr.zd.com

World Wide Web: www.chipanalyst.com

Copyright ©1996, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written permission.



Printed on recycled paper with soy ink.