## Revealing another piece of the Merced puzzle, Intel and HP have released the IA-64 programmers manual. The document describes the operation of previously undisclosed features such as the registerframe mechanism, the x86 compatibility mode, and the modern but surprisingly conventional—instruction set. With steep price cuts in its Celeron line, Intel has sapped the profits from the low-cost desktop PC market, leaving competitors in the lurch. Can anyone rise above the fruitless low-end market to challenge Intel? TSMC wins 0.18-micron foundry race; Pentium III gets faster, cheaper; HP posts fastest SPEC results; Motorola takes capacitance to new low. Embedded News ...... 5 Nintendo to battle PlayStation with PowerPC; TI's 'C5000 goes low power. Unable to eke out a profit against mighty Intel in the PC-processor business, National is giving up. While the company continues to pursue information-appliance sockets with its existing x86 cores, it will terminate or sell its Cyrix operation and future cores. Not particularly sad to hear about Cyrix's misfortunes, Rise hopes to fill the void with new 0.18-micron versions of its mP6 processor. Following the trend toward more DSP capabilities in embeddedprocessor cores, ARC Cores has introduced version 3.0 of its customercustomizable VHDL core. At 250 MHz, the V3 can crank out one billion 16-bit MACs per second—faster than many true DSPs. Now focusing exclusively on the embedded market, MIPS Technologies has introduced Jade (aka 4K), based on the new MIPS32 instruction-set architecture. Jade cores will operate at up to 150 MHz and measure a tiny 2–3 mm<sup>2</sup> in a 0.25-micron process. SiS Defends Turf Against Intel's 810......22 Aiming to give Intel a run for the chip-set business, SiS has introduced an integrated P6-bus chip with twice the 3D performance of the 810. The Slater Perspective: The Multifunction Device Quandary . . . . . 23 Dedicated devices are the easiest to use; multifunction devices are more complex, but integration has benefits. Which way will it go? Literature Watch......24

GLANCE

# MICROPROCESSOR REPORT

Founder and Executive Editor Michael Slater mslater@mdr.cahners.com

#### **Publisher and Editorial Director**

Linley Gwennap linley@mdr.cahners.com

#### **Editor in Chief**

Keith Diefendorff keithd@mdr.cahners.com

#### Senior Editor

Peter N. Glaskowsky png@mdr.cahners.com

Senior Editor Tom R. Halfhill thalfhill@mdr.cahners.com

Associate Editor: Laurie Masters

#### **Editorial Board**

Dennis Allison
Brian Case
Dave Epstein
John Novitsky
Nick Tredennick

Rich Belgard
Jeff Deutsch
Don Gaubatz
Bernard Peuto
John F. Wakerly

#### **Editorial Office**

298 S. Sunnyvale Avenue Sunnyvale, CA 94086-6245 **Phone:** 408.328.3900 **Fax:** 408.737.2242

Microprocessor Report (ISSN 0899-9341) is published every three weeks, 17 issues per year. Rates are: N. America: \$695 per year, \$1,295 for two years. Europe: £495 (€695) per year, £925 (€1,300) for two years. Elsewhere: \$795 per year, \$1,495 for two years. Back issues are available.

Published by

### MICRODESIGN RESOURCES

A member of the Cahners Electronics Group

#### **Business Office**

874 Gravenstein Hwy. So., Suite 14 Sebastopol, CA 95472 **Phone:** 707.824.4004 **Fax:** 707.823.0504

Subscriptions: 707.824.4001

cs@mdr.cahners.com

World Wide Web: www.MDRonline.com

Copyright ©1999, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written permission.

Computer Press Award, Best Newsletter, Winner, 1993, 1994, and 1997

