TMS4461 262.144-BIT MULTIPORT VIDEO RAM

JULY 1986-REVISED FERRUARY 1988

- 65,536 × 4 Organization
- Dual-Port Accessibility Four I/Os for Sequential Access, Four I/Os for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Designed for Video and Non-Video Applications
- Fast Serial Ports ... 25-MHz Shift Rate
- Mid-Scan Load Serial Data Streams Uninterrupted by Register Reload
- TRG as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port Is Compatible with the TMS4464, 64K × 4 DRAM
- Supported by Ti's TMS34061 Video System Controller and TMS34010 Graphics System Processor (GSP)
- 3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from RAS
 ... 120 ns
- Minimum Cycle Time (Read or Write) . . . 220 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Random-Access Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- High-Speed Page-Mode Operation for Faster Access

N PACKAGE (TOP VIEW) SC 1 U24 VSS SDQ1 2 23 SDQ4 SDQ2 23 SDQ4		SD PACK (TOP VI	
	E 00	SG 3 SDQ4 5 SC 7 SDQ2 9 DQ1 11 1 WE 113 1 A6 15 1 A4 117 1 A7 119 1 A2 121 2 A0 123 2	DQ4 4 SDQ3 6 VSS 8 SDQ1 0 TRG 2 DQ2 4 RAS 6 A5 8 VDD 0 A3 2 A1 4 CAS

PIN	PIN NOMENCLATURE							
A0-A7	A0-A7 Address Inputs							
CAS	Column-Address Strobe							
DQ1-DQ4	Random-Access Data In/							
	Data-Out/Write-Mask Bit							
RAS	Row-Address Strobe							
sc	Serial Data Clock							
SDQ1-SDQ4	Serial Data In/Data Out							
SG	Serial Enable							
TRG	Transfer Register/							
	Q Output Enable							
V _{DD}	5-V Supply							
v _{SS}	Ground							
WE	Write-Mask Select/							
	Write Enable							

- CAS-Before-RAS Refresh and Hidden Refresh Modes
- Low-Power Dissipation
- 24-Pin, 400-Mil Dual-in-line Package or 24-Pin, Zig-Zag In-line Package (ZIP)

description

The TMS4461 is a high-speed dual-ported 65,536 × 4 bit dynamic random-access memory with on-chip data registers. The random-access port makes the memory look as if it is organized as 65,536 words of four bits each, like the TMS4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers, which make the memory look as if it is organized as 256 four-bit words of up to 256 bits each that are accessed serially.

The 256K Multiport Video RAM employs state-of-the-art scaled NMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS4461 features full asynchronous dual-port accessibility except when transferring data between the data register and the random-access memory.


Refresh period is 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the data register also refreshes that particular row. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ and hidden refresh modes are also available.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on-chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The 256K Multiport Video RAM is offered in a 24-pin dual-in-line plastic package (N suffix) and is guaranteed for operation from 0 °C to 70 °C. The package is designed for insertion in mounting-hole rows on 10,16-mm (400-mil) centers.

The TMS4461 Multiport Video RAM is also offered in a 24-pin zig-zag plastic package (SD suffix), guaranteed for operation from 0 °C to 70 °C.


functional block diagram



random port to serial port interface

The TMS4461 Multiport Video RAM consists of a 64K \times 4 DRAM port and a 256 \times 4 serial port. Each of the four random (DRAM) I/Os is interfaced to a 256-bit data register that can be loaded with 256 bits in parallel from any row in that I/O channel's memory then read out sequentially starting from one of 256 selectable locations along the data register. Conversely, each of the four data registers can be loaded with data serially from the serial input (SD) and subsequently transferred, 256 bits in parallel, into any row of memory for each respective DRAM I/O channel.

block diagram showing one random and serial interface



random-access address space to sequential-address space mapping

The 256 bits in each of the four data registers correspond to the 256 column locations of each of the four random I/Os. Data can be read out of the registers starting at any of the 256 data register bit locations.

This tap location is selected by addresses A7 through A0 on the falling edge of $\overline{\text{CAS}}$ during a transfer cycle between the memory array and the data registers. All registers are read out starting from the selected tap point proceeding from the least-significant bits to the most-significant bits. The four data registers are configured as circular data registers when reading their contents to the serial outputs. After the most-significant bit (bit 255) is read out of each register, the next bit read will be 00 (see explanation under section entitled "serial data input/output").



Note that if column address bits A7 through A0 equal 00 during the last memory-to-register transfer cycle, a total of 256 bits can be sequentially read out of each of the four data registers starting from bit position 00.

operation

random-access operation

transfer register select (TRG)

The \overline{TRG} selects either register transfer or random-access operation as \overline{RAS} falls. To use the TMS4461 in random-access mode, \overline{TRG} must be held high as \overline{RAS} falls. Holding \overline{TRG} high as \overline{RAS} falls causes the 256 storage elements of each data register to remain disconnected from the corresponding 256 bit lines of the memory array. If serial data is to be written in or read out of the data registers, the data registers must be disconnected from the bit lines. Holding \overline{TRG} low as \overline{RAS} falls enables the 256 switches that connect the data registers to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row.

random output enable (TRG)

During random-access operations, TRG functions as an output enable for the random outputs after the read access times have been satisfied (if this is a read cycle). Whenever TRG is held high, the Q outputs will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q outputs making it possible to connect the address lines to the data I/O lines—although use of this organization prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins to allow write data to be driven onto the pins after output read data has been externally latched.

address (A0 through A7)

Sixteen address bits are required to decode one of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of RAS. Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of CAS. All row and column addresses must be stable on or before the falling edges of RAS and CAS respectively. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the device input and output buffers. CAS is also used to strobe the column address into the memory.

write-mask enable (WE)

The $\overline{\text{WE}}$ pin selects the random-mode write-mask option. The TMS4461 random port is equipped with two modes of write operations. If $\overline{\text{WE}}$ is held low on the falling edge of $\overline{\text{RAS}}$ (during a random access operation), the write mask is enabled. Accordingly, a 4-bit binary code (the mask) is input to the device via the random DQ pins and is also latched on the falling edge of $\overline{\text{RAS}}$. This binary pattern determines which of the four DRAM I/Os will be written into on that access and which DRAM I/Os will not. Thus, after $\overline{\text{RAS}}$ has latched the write mask on chip, input data is driven onto the DQ pins and is latched on the falling edge of the latter of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$ (for early write operation, $\overline{\text{WE}}$ can remain low for the entire $\overline{\text{RAS}}$ low period). If a 0 was strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, then the write circuits for that particular I/O will be defeated and data will not be written to that I/O. If a 1 was strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, then the write circuits for that particular I/O will not be defeated and data will be written to that I/O. See the corresponding timing diagrams for details.



262.144-BIT MIII TIPORT VIDEO RAM

Important: The mask operation is selected only if WE is held low on the falling edge of RAS. If WE is held high on the falling edge of BAS the mask is not enabled and the write operation is identical to standard ×4 DRAMs, with all four I/Os being written by the data appearing on the DQ pins when the latter of WE or CAS is brought low. Thus, if it is not desired to use the mask function, then a standard DRAM timing interface can be used.

WRITE MASK FUNCTION TABLE

TRG	WĒ	DQ1-DQ4	MODE
1	1	X	Write enabled at DQ1-DQ4
1	0	1	Write to DQ enabled
1	0	0	Write to DQ disabled

NOTE 1: The logic states in the table above are assumed valid on the falling edge of RAS.

write enable (WE)

The read or write mode is selected through the write-enable (WE) input. A logic high on the WE input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When WE goes low prior to CAS, data out will remain in the high-impedance state for the entire cvcle.

data I/O (DQ1-DQ4)

Memory data is written during a write or read-modify-write cycle. The falling edge of WE strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, WE is brought low prior to CAS and the data is strobed in by CAS with data setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, CAS will already be low. Thus, the data will be stroped in by WE with data setup and hold times referenced to this signal. The three-state output buffers provide direct TTL compatibility (no pull-up resistors required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as CAS or TRG is held high. Data will not appear at the outputs until after both CAS and TRG have been brought low.

Once the outputs are valid, they will remain valid while CAS and TRG are low, CAS or TRG going high will return the outputs to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle. In a register-transfer operation (memory-to-register or register-to-memory), the outputs remain in the high impedance state for the entire cycle, regardless of transitions on CAS or TRG.

write mask bits (DQ1-DQ4)

When the write mask is enabled (WE low on the falling edge of RAS), the write mask bits determine which DRAM I/Os are to be written and which of the DRAM I/Os will have their write operations internally defeated. The state of the write mask bits is latched on-chip on the falling edge of RAS and selectively controls the internal write enable circuits of each corresponding DRAM I/O. If the write mask is not enabled (WE high on the falling edge of RAS), then no write enable circuits will be defeated and data appearing at the DQ1-DQ4 pins on the falling edge of RAS will be ignored. See timing diagrams and the table under "write mask enable (WE)" for details.

refresh

A refresh operation must be performed to each row at least once every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power. Note that the data registers are dynamic storage elements and that the data held in the registers will be lost unless SC is clocked 2 times or else the data is reloaded from the memory array. See specifications for maximum register retention times.

CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is accomplished by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CLRL}). The external row address is ignored and the refresh address is generated internally.

column-address strobe (CAS)

The CAS input latches the column addresses on-chip and also functions as an output enable for DQ1-DQ4.

page mode

Page-mode operation allows faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{\mathbf{W}(RL)}$, the maximum $\overline{\text{RAS}}$ low pulse duration.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, $\overline{\text{RAS}}$ must remain high for 100 μs immediately prior to initialization. Initialization consists of performing eight $\overline{\text{RAS}}$ cycles and one memory-to-register transfer cycle with an SC cycle following the rising edge of $\overline{\text{TRG}}$ before proper device operation is achieved.

sequential-access operation

transfer register select (TRG)

Memory operations involving parallel use (i.e., transfer from memory to data register or data register to memory) of the data register are invoked by bringing \overline{TRG} low with the address lines A0-A7 before \overline{RAS} falls. This enables the switches connecting the 256 elements of each data register to the 256 bit lines of each DRAM I/O. The states of \overline{WE} and \overline{SG} , which are also latched on the falling edge of \overline{RAS} , determine whether the 256-bit data transfer will be from the memory array to the data registers or from the data registers to memory array, as well as determining if the SDQs are in read or write mode (see "transfer operation logic table").

Note that the state of TRG is latched on the falling edge of RAS just like a row address, to select the mode of operation. During read or read-modify-write cycles, TRG functions as output enable after CAS falls.

transfer write enable (WE)

In register transfer mode, \overline{WE} determines whether a transfer will occur from the data registers to the memory array, or from the memory array to the data registers. To transfer data from the data registers to the memory array, \overline{WE} and \overline{SG} are held low as \overline{RAS} falls. If \overline{SG} were to be high during this transition, then no transfer of data from the data register to the memory array would occur, but the SDQs would be put into the write mode. This would allow serial data to be written into the register. To transfer from the memory array to the data registers, \overline{WE} is held high and \overline{SG} is a don't care as \overline{RAS} falls. This cycle puts the SDQs into the read mode, thus allowing serial data to be read out of the data register. Note that \overline{WE} and \overline{SG} setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation (see "transfer operation logic table").



262.144-BIT MULTIPORT VIDEO RAM

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the data registers. (The states of AO-A7, WE, TRG, and SG are latched on the falling edge of RAS.)

register column address (A0 through A7)

To select one of the 256 positions along each of the four data registers from which the first serial data will be read out, or to which the first serial data will be written, the appropriate 8-bit column address (AO-A7) must be valid when CAS falls during the appropriate transfer cycle.


serial data clock (SC)

Data is written in or read out of the data registers on the rising edge of SC. This makes it possible to view the data registers as though they were made of 256 positive-edge-triggered D flip-flops which connect D to Q (not to be confused with the DQ random I/O pins of the TMS4461). The TMS4461 is designed to work with a wide range duty cycle clock to simplify system design.

serial data input/output (SDQ1-SDQ4)

SD and SQ share a common I/O pin. Data is written in when SG is low during write mode, and data is read out when SG is low during read mode (see "transfer operation logic table"). Note that when the serial address counter reaches its maximum value of 255, it is reset to 00 with the next positive transition of SC. This allows data to be read out in a continuous loop.

block diagram of one serial I/O



serial enable (SG)

The serial enable pin has two functions. First, it is used on the falling edge of \overline{RAS} , with both \overline{TRG} and \overline{WE} low. If \overline{SG} is low during this transition, then a register-to-memory transfer will occur. On the other hand, if \overline{SG} were to be high as \overline{RAS} falls, then a write-mode control cycle will be performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing serial data to be written into the data register. Second, \overline{SG} is used as a SDQ enable/disable. In the write mode, \overline{SG} is used as an input enable. \overline{SG} high disables the input, and \overline{SG} low enables the input. To take the device out of the write mode and into the read mode, a memory-to-register transfer cycle must be performed. The read mode allows data to be read out of the data register. \overline{SG} high disables the output and \overline{SG} low enables the output. Note that the serial address counter will be incremented on each SC cycle regardless of the state of \overline{SG} .

TRANSFER OPERATION LOGIC TABLE

TRG	WE	ŜĞ	MODE
0	0	0	Register to memory transfer and
			write-mode enable
0	0	1	Write-mode enable
0	1	×	Memory-to-register transfer

NOTE 2: The logic states in the table above are assumed valid on the falling edge of RAS. In a serial write-mode to read-mode sequence, the first positive transition of SCLK after the memory-to-register transfer will change the SDQs from three-state to output mode.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range for any pin except VDD and data out (see Note 3) 1 to 7 V
Voltage range for Vpp supply with respect to Vss
Voltage range for data out with respect to VSS 1 to VDD + 0.3 V
Short circuit output current per output
Power dissipation
Operating free-air temperature
Storage temperature range

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 4)	-1		0.8	V
TA	Operating free-air temperature	0	25	70	°C

NOTE 4: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



NOTE 3: All voltage values in this data sheet are with respect to VSS.

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TMS4461-12		TMS44	61-15	UNIT
	PARAMETER	CONDITIONS	MIN	MIN MAX MIN			
Vон	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	٧
lş	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V		±10		± 10	μΑ
lo	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}$		± 10		± 10	μА
lDD1	Average operating current during read, write, or transfer cycle (serial port in standby)	Minimum cycle time, No load on DQ and SDQ pins	-	80		70	mA
I _{DD2}	Standby current (total, both ports)	After 1 memory cycle, RAS, CAS, SC, and SG ≥ 2.4 V, No load on DQ and SDQ pins		25		25	mA
I _{DD3}	Average refresh current	Minimum cycle time, RAS ≤ 0.8 V, CAS ≥ 2.4 V, No load on DQ and SDQ pins		75		65	mA
I _{DD4}	Average page-mode current (serial port in standby)	Minimum cycle time, RAS ≤ 0.8 V, CAS cycling, No load on DQ and SDQ pins		55		50	mA
I _{DD5}	Average current with memory array in standby and register shifting	$t_{C(SC)} = MIN,$ RAS and $\overline{CAS} \ge 2.4 \text{ V},$ No load on DQ and SDQ pins		85		80	mA
IDD6	Worst case average current	Minimum cycle time on both ports, No load on DQ and SDQ pins		155		140	mA

capacitance over recommended supply voltage and operating free-air temperature ranges, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	_	7	pF
C _{i(RC)}	Input capacitance, strobe inputs		10	pF
C _{i(WE)}	Input capacitance, write enable input		10	pF
C _{i(SC)}	Input capacitance, serial clock		10	рF
C _{i(SG)}	Input capacitance, serial enable		5	рF
C _{i(TRG)}	Input capacitance, transfer register input		7	pF
Co	Output capacitance		7	pF

switching characteristics over recommended supply voltage and operating free-air temperature ranges

	DADAMETED	TEST	ALT.	TMS4	461-12	TMS4	461-15	UNIT
PARAMETER		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _a (C)	Access time from CAS	Load = 2 Series 74 TTL gates, C _L = 100 pF, t _{RLCL} ≥ Max	tCAC		60		75	ns
t _{a(R)}	Access time from RAS	Load = 2 Series 74 TTL gates, C _L = 100 pF, t _{RLCL} ≤ Max	†RAC		120		150	ns
ta(TRG)	Access time of DQ from TRG low	Load = 2 Series 74 TTL gates, $C_L = 100 \text{ pF}$	†OEA		35		40	ns
ta(SC)	Access time of SQ fro SC high	Load = 2 Series 74 TTL gates, C _L = 50 pF	tSCA		40		50	ns
t _a (SG)	Access time of SQ from SG low	Load = 2 Series 74 TTL gates, C _L = 50 pF	tsoa		30		35	ns
	Random-output disable	Load = 2 Series 74 TTL gates, C _L = 15 pF		0	20	0	25	ns
^t dis(CH)	time from CAS high	Load = 2 Series 74 TTL gates, C _L = 100 pF	tOFF	٥	25	0	35 0 25	ns
	Random-output disable	Load = 2 Series 74 TTL gates, C _L = 15 pF		0	20	0	25	ns
^t dis(TRG) •	time from TRG high	Load = 2 Series 74 TTL gates, C _L = 100 pF	tOEZ	0	25	0	30	ns
•	Serial-output disable	Load = 2 Series 74 TTL gates, C _L = 15 pF		0	15	0	20	ns
^t dis(SG)	time from SG high	Load = 2 Series 74 TTL gates, C _L = 50 pF	tsoz	0	20	0	25	ns

timing requirements over recommended supply voltage and operating free-air temperature ranges

		ALT.			UNIT		
		SYMBOL	MIN	MAX	MIN	MAX	
tc(rd)	Read cycle time [†]	tRC	220		260		ns
tc(W)	Write cycle time	tWC	220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	†RWC	295		345		ns
tc(Trd)	Transfer read cycle time	tRC	220		260		ns
tc(TW)	Transfer write cycle time	twc	220		260		ns
t _C (P)	Page-mode read or write cycle time	^t PC	120		145		ns
tc(rdWP)	Page-mode read-write/read-modify-write cycle time	tRWC	195		230		ns
tc(SC)	Serial clock cycle time	tscc	40	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS duration (precharge time)	tCP	50		60		ns
tw(CL)	Pulse duration, CAS low [‡]	tCAS	60	10,000	75	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	90		100		ns
tw(RL)	Pulse duration, RAS low §	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	30		45		ns
tw(SCL)	Pulse duration, SC low	tSCL	10		10		ns
tw(SCH)	Pulse duration, SC high	tSCH	10		10		ns
tw(TRG)	TRG pulse duration low time	†OE	35		40		ns
tt	Transition times (rise and fall)	tT	3	50	3	50	ns
t _{su(CA)}	Column-address setup time	tASC	0		0		ns
t _{su(RA)}	Row-address setup time	†ASR	0		0		nş
	WE setup time before RAS low with TRG low		•		0		
t _{su(RW)}	(register transfer cycles)	tws	0		- 0		ns
	DQ setup time before RAS low with TRG		0		0		
t _{su(DQ)}	high (random access, write mask select)	tDTS	U		U		ns
t _{su(D)}	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t _{su} (WCL)	Early write-command setup time before CAS low	twcs	- 5		- 5		ns
t _{su} (WCH)	Write-command setup time before CAS high	tÇWL	35		45		ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	35		45		ns
t _{su(SD)}	Serial data setup time before SC high	tsds	0		0		ns
t _{su(TRG)}	TRG setup time before RAS low	tTSR	0		0		ns
t _{su(SG)}	SG setup time before RAS low with TRG and WE low	tesa	0		0		ns
t _{su} (WM)	WE setup time before RAS low (write mask select)	tRWS	0		0		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20		25		ns
th(RA)	Row-address hold time	tRAH	15		15		ns
th(RW)	WE hold time after RAS low with TRG low (transfer cycles)	twH	15		15		ns

Continued next page.

NOTE 5: Timing measurements referenced to VIL max and VIH min.

[†]All cycle times assume t_t = 5 ns.

[‡]In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time [t_{w(CL)}].

In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time [t_{W(RL)}].

timing requirements over recommended supply voltage and operating free-air temperature ranges (continued)

			ALT.	TMS4	461-12	TMS4	461-15	UNIT
		= 100	SYMBOL	MIN	MAX	MIN	MAX	01111
th(RLCA	Column-address hold time after RAS lov	v	tAR	80		100		ns
th(CLD)	Data hold time after CAS low		t _{DH}	30		45		ns
th(RLD)	Data hold time after RAS low		t _{DHR}	90		120		ns
th(WLD)	Data hold time after WE low		tDH	30		45		ns
th(CHrd)	Read-command hold time after CAS high	h	tRCH	0		0		ns
th(RDrd)	Read-command hold time after RAS high	า	†RRH	10		10		ns
th(CLW)	Write-command hold time after CAS low	1	tWCH	30		45		ns
th(RLW)	Write-command hold time after RAS low	,	tWCR	90		120		ns
th(WQE)	TRG hold time after WE low		tOEH	30		40		ns
th(SD)	Serial data-in hold time after SC high		tSDH	15		15		กร
th(SQ)	Serial data-out hold time after SC high		tson	8		8		ns
th(TRG)	TRG hold time after RAS low		tTSH	15		15		ns
th(DQ)	DQ hold time after RAS low with TRG h	igh and WE low	tDTH.	15		15		ns
th(SG)	SG hold time after RAS low with TRG a	nd WE low	tESH	15		15		ns
th(WM)	WE hold time after RAS low (write mask	k select)	tRWH	15		15		ns
†RLCH	Delay time, RAS low to CAS high		tCSH	120		150		ns
[†] CHRL	Delay time, CAS high to RAS low		^t CRP	0		0		ns
tCLGH	Delay time, CAS low to TRG high	<u> </u>	[†] OEHC	60		75		ns
[†] CLRH	Delay time, CAS low to RAS high		tRSH	60		75		ns
tCLWL	Delay time, CAS low to WE low (read-m	nodify-write cycle only)	tCWD	95		110		ns
	Delay time, RAS low to TRG high	Early load #		25		25		
tRLTH	(memory-to-register transfer cycle)	Mid-line real-time load	†RDH	80		100		ns
^t RLSH	Delay time, RAS low to the first positive of SC after TRG high (register transfer of		^t SCHR	100		125		ns
tTHRL	Delay time, TRG high to RAS low after	a transfer cycle	tRSLT	tw(RH)		tw(RH)		ns
tCLSH	Delay time, CAS low to the first positive SC after TRG high (register transfer cyc		tschc	40		50		ns
tSHRL	Delay time, SC high to RAS low with Ti (register-to-memory transfer cycle) \$\frac{1}{2}\$	RG and WE low	†RSLS	40		50		ns
tSHTH	Delay time, SC high to TRG high (memory-to-register transfer cycle)		†SDD	10		15		ns

Continued next page.

NOTE 5: Timing measurements are referenced to V_{IL} max and V_{IH} min.

TRG must disable the output buffers prior to applying data to the device.

[#] TRG may be brought high early during a memory-to-register transfer cycle as long as the th(TRG), tSHTH, and tRLSH specifications are met. In a register-to-memory transfer cycle, the state of SC when RAS falls is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 40 ns prior to when RAS goes low. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.


[□] In a memory-to-register transfer cycle, the state of SC when TRG rises is a don't care condition. However, to guarantee proper sequencing of the internal clock circuitry there can be no positive transitions of SC for at least 10 ns prior to when TRG goes high. See the section entitled "sequential access operation" for a complete explanation of the transfer operation.

timing requirements over recommended supply voltage and operating free-air temperature ranges (concluded)


		ALT.	TMS4	TMS4461-12 TMS4461-15		TMS4461-15	
		SYMBOL	MIN.	MAX	MIN	MAX	UNIT
^t THSH	Delay time, TRG high to SC high (memory-to-register transfer cycle)	tSDH	15		20		ns
[†] THRH	Delay time, TRG high to RAS high (memory-to-register transfer cycle)	^t DTR	0		0		ns
tTHCH	Delay time, TRG high to CAS high (register transfer cycles)	†DTC	0		0		ns
[†] CLTH	Delay time, CAS low to TRG high (memory-to-register transfer cycle)	^t CDH	20		25		ns
^t RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee RAS access time)	^t RCD	25	60	25	75	ns
^t CLGL	Delay time, CAS low to TRG low (maximum value specified to guarantee column access time)	^t DCT		25		30	ns
^t RLWL	Delay time, RAS low to WE low (read-modify-write cycle only)	^t RWD	155		185		ns
^t CLRL	Delay time, CAS low to RAS low (CAS-before-RAS refresh)	^t CSR	10		20		ns
†RLCHR	Delay time, RAS low to CAS high (CAS-before-RAS refresh)	tCHR	20		25		ns
tsgsc	Delay time, SG low to SC high during serial data-in shift cycle	tsws	10		10		ns
^t GHD	Delay time, TRG high before data applied at DQ	tGDD	25		30		ns
trf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, data register	tREF2		4		4	ms

NOTE 5: Timing measurements are referenced to V_{IL} max and V_{IH} min.


read cycle timing




early write cycle timing, write mask unselected



early write cycle timing, write mask selected




delayed write cycle timing, mask unselected







delayed write cycle timing, mask selected




read-write/read-modify-write cycle timing



page-mode read cycle timing




page-mode write cycle timing, write mask unselected



NOTE 6: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to guarantee page-mode cycle time.

page-mode write cycle timing, write mask selected


TRLCH to(P) truch truch truch




VIH

NOTE 7: Timing assumes use of the early write feature. TRG must remain high throughout the entire page-mode operation if the late write feature is used to generate page-mode cycle time. Timing also assumes that only those I/Os selected by DQ1-DQ4 on the falling edge of RAS are written during page-mode operation.


page-mode read-modify-write cycle timing




RAS-only refresh timing



hidden refresh cycle timing




CAS-before-RAS refresh



write-mode control timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




NOTES: 8. Random-mode (Q outputs) remain in 3-state for the entire write-mode control.

9. SG must be high as RAS falls in order to perform a write-mode control cycle.

data-register-to-memory timing, serial input enabled

The data-register-to-memory cycle is used to transfer data from the data register to the memory array. Every one of the 256 locations in the data register is written into the 256 columns of the selected row. Note that the data that was in the data register may have arrived there either from a serial write in or from a parallel load of the data register from one of the memory array rows. The diagram below assumes that the device is presently in the serial-write mode (i.e., SD is enabled by a previous write-mode control cycle, thus allowing data to be written in).




NOTES: 10. Random-mode (Q outputs) remain in 3-state for the entire data-register-to-memory transfer cycle.

11. SG must be low as RAS falls in order to perform a register-to-memory transfer.

memory-to-data register timing

The memory-to-data-register cycle is used to load the data register in parallel from the memory array. Every one of the 256 locations in the data register are written into from the 256 columns of the selected row. Note that the data that is loaded into the data register may be either read out or written back into another row. This cycle puts the device into the serial read mode (i.e., the SQ is enabled, thus allowing data to be read out of the register).

Also, the first bit to be read from the data register, after TRG has gone high, must be activated by a positive transition of SC.




NOTES: 12. Random mode (Q outputs) remain in 3-state for the entire memory-to-data-register transfer cycle.

13. Column address must be supplied to load register start address on every transfer cycle.

14. The first positive transition of SC after TRG has gone high, during a memory-to-register transfer cycle, is used to read the first bit of new data.

serial data-in timing

The serial data-in write cycle is used to write data into the data register. Before data can be written into the data register via SD, the device must be put into the write mode by performing a write-mode control cycle. Register-to-memory transfer cycles occurring between the write-mode control cycle and the subsequent writing in of data will not take the device out of the write mode. But, a memory-to-register transfer cycle during that time will take the device out of the write mode and put it into the read mode, thus not allowing the writing in of data.




NOTE 15: While writing data into the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low.

This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer function.

serial data-out timing

The serial data-out read cycle is used to read data out of the data register. Before data can be read out via SQ, the device must be put into the read mode by performing a memory-to-data-register transfer cycle. Register-to-memory transfer cycles occurring between the memory-to-register transfer cycle and the subsequent reading out of data will not take the device out of the read mode. But, a write-mode control cycle at that time will take the device out of the read mode and put it in the write mode, thus not allowing the reading out of data.



NOTE 16: While reading data out of the data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low.

This is to avoid the initiation of a register-to-memory or memory-to-register data-transfer operation.