
MACH[™] Family Data Book

High Density EE CMOS Programmable Logic Summer 1992







AMD's Marketing Communications Department specifies environmentally sound agricultural inks and recycled papers, making this book highly recyclable.

MACH[™] 1 and MACH 2 Families

High Density EE CMOS Programmable Logic

Q3 1992 Data Book

Final:

MACH110-12/15/20 Com'i, Mil MASC110-15/20 Com'i MACH120 Com'i MACH130-15/20 Com'i, Mil MACH210-12/15/20 Com'i, Mil MASC210-15/20 Com'i MACH220 Com'i MACH230-15/20 Com'i Preliminary: MACH215-12/15/20 MACH230 Mil

ADVANCED MICRO DEVICES

コ

© 1992 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchantability or fitness for a particular application. AMD assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.

The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.

Trademarks

PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc. LabPro, MACH, and MASC are trademarks of Advanced Micro Devices, Inc. FusionPLD is a service mark of Advanced Micro Devices, Inc. ABEL, SmartPart, and PLDtest are trademarks of Data I/O Corporation. LogicPak, UniSite, and SmartPart are trademarks of Data I/O Corporation. PGADesigner and PLDSynthesis are trademarks of MINC Incorporated. SmartModel is a registered trademark of Logic Modeling. CUPL is a trademark of Logical Devices, Inc. LOG/iC is a trademark of ISDATA GmbH. ATGEN is a trademark of Acugen Software, Inc. ComposerPLD is a trademark of Cadence Design Systems. MacABEL is a trademark of Capilano Computing. Susie is a tandemark of Aldec.

Cover plane image courtesy of NASA.

If you have always wanted higher-density EE CMOS PAL[®] devices, with no penalty in speed or cost per function, this booklet will help you a lot!

We have taken our high-volume 0.8 micron EE CMOS PAL device process and applied it to a new family of 44-, 68-, and 84-pin 12- and 15-ns PLDs aimed at letting you meet your designs' speed and real estate targets.

In just a few short years, AMD has become a force in CMOS PLDs, building on our #1 spot in bipolar. With the new benefits that our breakthrough architecture CMOS family brings you, we continue moving towards the #1 spot in CMOS too.

By providing a breadth of architectures and technologies, we hope to make it easier for you to get your new product to market quickly enough to win in this ultra-competitive world.

Chris Henry Director of Marketing Programmable Logic

INTRODUCTION

This book introduces you to the new MACH 1 and MACH 2 families of programmable logic from Advanced Micro Devices. These devices provide programmable logic capabilities from around 900 gates to 3600 gates. Included in this book are a general discussion; final data sheets for the six original MACH family members; and preliminary data sheets for the military MACH230 and the new asynchronous MACH215.

The general discussion deals with those issues that affect the entire device family, including a brief discussion of design software used in configuring the devices. Because of the common architecture, most of the understanding of the device can come from a look at the family as a whole. Individual devices differ only in number of resources.

The data sheets discuss items that are specific to each device. They contain the basic DC and switching specifications. Other general specifications, such as switching waveforms and endurance, follow the data sheets, since they are the same for all devices.

Rounding out this book is the MACH Device Design Planning Guide. This section introduces you to the methodology of designing with MACH devices. It will help you select the right device and will show you how to structure your designs for successful fitting within a MACH device.

TABLE OF CONTENTS

•

MACH Device Family Description	1
Synchronous MACH Devices	5
MACH 1 Family MACH110-12/15/20, MASC110-15/20 MACH120-15/20 MACH130-15/20	11 25 37
MACH 2 Family MACH210-12/15/20, MASC210-15/20 MACH220-15/20 MACH230-15/20	51 67 79
Asynchronous MACH Devices	95 101
General Information Switching Waveforms fMax Parameters Approximating Actual Application Supply Current Endurance Characteristics Input/Output Equivalent Schematics Power-Up Reset Using Preload and Observability Development Systems Approved Programmers Programmer Socket Adapters Physical Dimensions	110 113 114 117 117 118 119 120 122 123 125
MACH Device Design Planning Guide	131

MACH Device Family High-Density EE CMOS Programmable Logic

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High-performance, high-density, electrically-erasable CMOS PLD families
- 900 to 3600 gate equivalents
- 44 to 84 pins in cost-effective PLCC and CQFP packages
- 32 to 128 macrocells
- 0.8 µm CMOS provides predictable design-independent high speeds
 - Commercial 12/15/20-ns tPD, 67/50/40-MHz fMAX

PRODUCT SELECTOR GUIDE

- Military 20-ns tpb, 40-MHz fmax
- Synchronous and asynchronous devices
- PAL blocks connected by switch matrix
 - Provides optimized global connectivity
 - Switch matrix integrates blocks into uniform device

- Configurable macrocells
 - Programmable polarity
 - Registered or combinatorial
 - Internal and I/O feedback
 - D-type or T-type flip-flops
 - Choice of clocks for each flip-flop
 - Input registers for MACH 2 family
- Extensive third-party software and programmer support through FusionPLDSM partners
 - Schematic capture and text entry
 - Compilation and JEDEC file generation
 - Design simulation
 - Logic and timing models
 - Standard PLD programmers
- Each MACH product has a metal-masked MASCTM product counterpart with exactly equivalent specifications for high-volume applications

Device	Pins	Macrocells	Gate Equivalents	Max Inputs	Max Outputs	Max Flip-Flops	Speed (ns)
MACH 1 Famil	y						
MACH110	44	32	900	38	32	32	12,15, 20
MACH120	68	48	1200	56	48	48	15, 20
MACH130	84	64	1800	70	64	64	15, 20
MACH 2 Famil	у						
MACH210	44	64	1800	38	32	64	12,15, 20
MACH220	68	96	2400	56	48	96	15, 20
MACH230	84	128	3600	70	64	128	15, 20
Asynchronous	MACH Dev	ice					
MACH215	44	64	1500	38	32	64	12, 15, 20

GENERAL DESCRIPTION

The MACH (Macro Array CMOS High-density) family provides a new way to implement large logic designs in a programmable logic device. AMD has combined an innovative architecture with advanced CMOS technology to offer a device with several times the logic capability of the industry's most popular existing PAL device solutions at comparable speed and cost.

Their unique architecture makes these devices ideal for replacing large amounts of TTL logic. They are the first

Publication# 14051	Rev. F	Amendment/0
Issue Date: July 1992		

devices to provide such increased functionality without forcing the designer to sacrifice speed and cost.

The MACH devices consist of PAL blocks interconnected by a programmable switch matrix (Figure 1). Designs that consist of several interconnected functional modules can be efficiently implemented by placing the modules into the PAL blocks. Designs that are not as modular can still be implemented since the switch matrix provides a high level of connectivity between the PAL


1

blocks. This internal arrangement of resources is managed automatically by the design software, so that the designer does not have to be concerned with the logic implementation details.

The MACH family consists of the MACH 1 and MACH 2 series of synchronous devices and the MACH215, an asynchronous device. The MACH 1 and 2 series are ideal for synchronous subsystems like memory controllers and peripheral controllers. The MACH215 is appropriate for applications having asynchronous inputs and for collecting random glue logic.

AMD's FusionPLD program allows MACH device designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. This ensures that a designer does not have to buy a complete new set of tools for each new device, but rather can count on the tools with which he or she is already familiar. The MACH devices can be programmed on conventional PAL device programmers with appropriate personality and socket adapter modules.

The MACH devices are manufactured using AMD's state-of-the-art advanced CMOS electrically-erasable process for high performance and logic density. The CMOS EE technology provides 100% testability, thus reducing the designer's prototype development costs.



* Buried macrocell available on MACH 2 devices only.

Figure 1. General MACH Device Block Diagram

Design Methodology

An important aspect of the MACH family is the fact that design tools are widely available both from AMD and from third-party software vendors. AMD provides PALASM® software as a low-cost baseline tool set and works with tools vendors to ensure broad MACH device support. This allows designers to do MACH device designs using the same tools that they would use to do PAL device designs, whether PALASM software or any of the other popular PAL device design packages.

Design entry is the same as that used for PAL devices, including the capability of using schematic capture. The basic logic processing steps are the same steps that are needed to process and minimize logic for any PAL device. Simulation is available for verifying the correct be havior of the device. Functional (unit-delay) simulation of MACH devices is supported in all approved software packages, and other options for simulating the timing and board-level behavior of the MACH devices are available. The end result is a JEDEC file that can be downloaded to a programmer for device configuration.

The MACH design methodology differs from that of a PAL device somewhat due to the automatic design fitting procedure that the software performs. Designs written by logic designers—whether by schematic capture, state machine equations, or Boolean equations—are partitioned and placed into the PAL blocks of the MACH device. While this procedure is handled automatically by the software, the software can also accept manual direction based upon the user's working knowledge of the design. The overall device utilization provided by the Fitter will vary from design to design, but a utilization target of no greater than 70% is recommended. Since a design must be entered and fit in order to calculate actual utilization, it is best to be conservative when estimating utilization before starting a design.



AMD recommends letting the software decide the best fit and pin placement automatically for the first iteration of the design. This will provide the best chance of fitting. With this approach, large designs can be implemented incrementally, starting with low device utilization and building up by adding logic until the device is full. This generally means that designs are done without any specific pinout assignments, with the final pinout decided by the software. While it is possible to pre-place signals, it is not recommended in most cases. If done carefully, pre-placement can help the software fit difficult designs; if not done carefully, it may make it harder for the design to fit. Guidelines on specifying the initial pinout are provided in the MACH Technical Briefs book.

Once an initial design fits, there may be subsequent changes to the design. This is important if board layout has already started based on the original pinout. Design changes make it necessary to refit the design, which may result in a different pinout. Some design changes may make it impossible to refit the design, regardless of the pinout. The stability of the design and the expected extent of any changes should therefore be considered before committing the design to layout. Careful designs that target about 70% utilization will make future changes much easier. Higher utilization will make design changes much more difficult to implement. Hints on designing for change can be found in the *MACH Device Design Planning Guide* near the end of this book, and in the article *Designing for Change with MACH Devices* in the Technical Briefs book.

In all cases, the way the design is partitioned and placed into the MACH device by the software does not affect the performance of the design. With designs that do not fit, it is possible to make some performance tradeoffs to aid in fitting (for example, by optimizing the flip-flop type or using multi-level logic), but those tradeoffs must be specifically requested, and any additional delays are entirely predictable.

•

Synchronous MACH Devices

SYNCHRONOUS MACH DEVICES

The MACH 1 and MACH 2 families of synchronous devices each consist of several members. The items that differentiate the members of the family are the number of pins, the number of macrocells, the amount of interconnect, and the number of clocks. The MACH 1 family has output macrocells; the MACH 2 family has output and buried macrocells. In all other respects, the two families are the same.

This provides a convenient way of migrating designs up or down with little difficulty. Because there is a choice of I/O-pin-to-macrocell ratio, the designer can choose a device that suits both his internal logic needs and his I/O needs.

The devices range in pin count from 44 to 84, and in number of macrocells from 32 to 128. All devices are provided in cost-effective PLCC packages; military versions are available in CQFP packages.

Functional Description

The fundamental architecture of the MACH devices consists of several PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes used. Because of the use of programmable interconnections, the productterm arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides much greater flexibility, and allows designs to be placed and routed efficiently and quickly.

The internal architecture is such that all signals incur the same delays, regardless of routing. This means that the performance of a design is design-independent, and is known before the design is even begun.

The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that

need the complete interconnect that a PAL device provides. The PAL blocks communicate with each other only through the switch matrix.

Each PAL block contains a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells. This allows the distribution of product terms as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

Each PAL block additionally contains an asynchronous reset product term and an asynchronous preset product term. This allows the flip-flops within a single PAL block to be initialized as a bank. There are also several three-state product terms that provide three-state control to the I/O cells.

The Switch Matrix

The switch matrix takes all dedicated inputs, I/O feedback signals, and buried feedback signals and routes them as needed to the various PAL blocks. Feedback signals that only return to the same PAL block still go through the switch matrix. This provides a way for the PAL blocks to communicate with each other with consistent, predictable delays. It is the switch matrix which makes the MACH devices more than just multiple PAL devices on a single chip.

For designs that consist of smaller functional units that are connected together, the PAL blocks provide the routing software with local full connectivity for each unit, connected by the switch matrix. For designs that are larger in scope, the switch matrix allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into the PAL blocks through the switch matrix so that the designer does not have to be concerned with the internal organization.

The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix (Table 1), and are provided in both true and complement forms for efficient logic implementation.

Table 1. PAL Block Inputs			
Device Number of Inputs to PAL Block			
MACH110	22		
MACH120	26		
MACH130	26		
MACH210	22		
MACH220	26		
MACH230	26		

Because the number of product terms allocated to each macrocell is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the product terms to the appropriate macrocells.

The Logic Allocator

The logic allocator (Figure 2) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when functions use few product terms, there will be a minimal number of unused-or wasted-product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Please refer to the individual product data sheets for details.


The Macrocell

There are two fundamental types of macrocell: the output macrocell and the buried macrocell. The buried macrocell is only found in MACH 2 devices. The use of buried macrocells effectively doubles the number of macrocells available without increasing the pin count.


Both macrocell types can generate registered or combinatorial outputs. For the MACH 2 series, a transparentlow latched configuration is provided. If used, the register can be configured as a T-type or a D-type flipflop. Register and latch functionality is defined in Table 2. Programmable polarity (for output macrocells) and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.


Table	2.	Register/La	tch	Operation
-------	----	--------------------	-----	-----------

Configuration	D/T	CLK/LE	Q+
D-Register	X	0, 1, ↓	Q
	0	↑	0
	1	↑	1
T-Register	X 0 1	0,1,↓ ↑ ↑	a ala
Latch	0	0	0
	1	0	1
	0	1	Q
	1	1	Q









.

The output macrocell (Figure 3) sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 4.

The buried macrocell (Figure 5) does not send its output to an I/O cell. The output of a buried macrocell is provided only as an internal feedback signal which feeds the switch matrix. This allows the designer to generate additional logic without requiring additional pins.

In addition to the capabilities of the output macrocell, the buried macrocell allows the use of registered or latched inputs. The input register is a D-type flip-flop: the input latch is a transparent-low D-type latch. Once configured as a registered or latched input, the buried macrocell cannot generate logic from the product term array. The basic buried macrocell configurations are shown in Figure 6.

The flip-flops in either macrocell type can be clocked by one of several clock pins (Table 3). Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal acts as both clock and input to the same device.

Table 3. Macrocell Clocks

Device	Number of Clocks Available
MACH110	2
MACH120	4
MACH130	4
MACH210	2
MACH220	4
MACH230	4

All flip-flops have asynchronous reset and preset. This is controlled by the common product terms that control all flip-flops within a PAL block. For a single PAL block. all flip-flops, whether in an output or a buried macrocell, are initialized together. The functionality of the flip-flops with respect to initialization is illustrated in Table 4.

Configuration	AR	AP	CLK/LE	Q+
Register	0	0	x	See Table 2
-	0	1	х	1
	1	0	х	0
	1	1	Х	0
Latch	0	0	х	See Table 2
	0	1	0	lliegai
	0	1	1	Ĩ
	1	0	0	llegai
	1	0	1	Ō
	1	1	0	Illegal
	1	1	1	Ō

The I/O Cell

The I/O cell (Figure 7) provides a three-state output buffer. The three-state buffer can be left permanently enabled, for use only as an output; permanently disabled, for use as an input; or it can be controlled by one of two product terms, for bidirectional signals and bus connections. The two product terms provided are common to a bank of I/O cells.




Figure 5. Buried Macrocell (MACH 2 only)

14051E-003C





Figure 6. Buried Macrocell Configurations (MACH 2 only)



Register Preload

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is $10 \,\mu$ s maximum.

Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

Programming and Erasing

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.8-µm CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals. COM'L: -12/15/20

MIL: -20

32 Outputs

32 Flip-Flops; 2 clock choices

Pin-compatible with MACH210

MASC110 for high-volume applications

2 "PAL22V16" Blocks

MACH110-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 32 Macrocells
- 12 ns tPD Commercial 20 ns tPD Military
- 66.7 MHz f_{MAX} Commercial 40 MHz f_{MAX} Military
- 38 Inputs

GENERAL DESCRIPTION


The MACH110 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.

The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.




BLOCK DIAGRAM



CONNECTION DIAGRAM Top View

PLCC/CQFP




Pin Designations

CLK/I	Clock or Input
GND	Ground
1	Input
I/O	Input/Output
Vcc	Supply Voltage

14127-002A

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinations			
MACH110-12			
MACH110-15			
MACH110-20	JC		
MASC110-15			
MASC110-20			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Product List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
MACH110-20/BXA	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

FUNCTIONAL DESCRIPTION

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH110 (Figure 8) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 *I/O* feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 5 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 8 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	C ₀ , C ₁
M1	C ₀ , C ₁ , C ₂
M2	C1, C2, C3
M3	C2, C3, C4
M4	C3, C4, C5
M5	C4, C5, C6
M6	C5, C6, C7
M7	C6, C7
М8	C8, C9
М9	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C12, C13, C14
M14	C13, C14, C15
M15	C14, C15

Table 5. Logic Allocation

The Macrocell

The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight threestate outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 8. MACH110 PAL Block

ABSOLUTE MAXIMUM RATINGS Storage Temperature -65°C to +150°C **Ambient Temperature** with Power Applied ~55°C to +125°C Supply Voltage with Respect to Ground -0.5 V to +7.0 V **DC Input Voltage** -0.5 V to Vcc + 0.5 V DC Output or I/O Pin Voltage -0.5 V to Vcc + 0.5 V Static Discharge Voltage 2001 V Latchup Current $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$ 200 mA

OPERATING RANGES Commercial (C) Devices

Temperature (TA) Operating
in Free Air0°C to +75°CSupply Voltage (Vcc) with
Respect to Ground+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ Vcc} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)			v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, Vcc = Max. (Note 2)		10	μA
lı∟	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 2)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. VIN = VIH or VIL (Note 2)		10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. VIN = VIH or VIL (Note 2)		-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 3)	-30	-160	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (I _{OUT} = 0 mA) Vcc = Max., f = 0 MHz		150	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter					-1	2	-1	5	-2	0	
Symbol	Parameter D	escription			Min.	Max.	Min.	Max.	Min.	Max.	Unit
t PD	Input, I/O, or Output (Note	Feedback to Combin 3)	atorial			12		15		20	ns
	Setup Time f	rom Input, I/O, or Fee	edback	D-type	7		10		13		ns
ts	to Clock			T-type	8		11		14		ns
tн	Hold Time			L	0		0		0		ns
tco	Clock to Outp	out (Note 3)				8		10		12	ns
tw∟	Clock Width			LOW	6		6		8		ns
twн	1			HIGH	6		6		8		ns
	Maximum Frequency (Note 4)	External Feedback 1/(ts +		D-type	66.7		50		40		MHz
			1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
fмах		Internal Feedback (fcnt)	D-type	76.9		66.6		47.6		MHz	
			(ICNI)	T-type	71.4		55.5		43.5		MHz
		No Feedback	1/(tw∟ + tw⊦	1)	83.3	· ·	83.3		62.5		MHz
tar	Asynchronou	is Reset to Registere	d Output			16		20		25	ns
tarw	Asynchronou	s Reset Width (Note	4)		12		15		20		ns
tarr	Asynchronou	is Reset Recovery Ti	me (Note 4)		8		10		15		ns
tap	Asynchronou	s Preset to Registere	ed Output		Í	16		20		25	ns
tapw	Asynchronou	Asynchronous Preset Width (Note 4)		12		15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 4)		8	<u> </u>	10		15		ns		
t EA	Input, I/O, or	Feedback to Output	Enable (Note	e 3)		12		15		20	ns
ter	Input, I/O, or	Feedback to Output	Disable (Not	e 3)		12		15		20	ns

Notes:

- 2. See Switching Test Circuit, page 112, for test conditions.
- 3. Parameters measured with 16 outputs switching.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with	
Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	$-0.5 \ V$ to Vcc + 0.5 V
DC Output or I/O	
Pin Voltage	-0.5 V to Vcc + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current	
(Tc = -55°C to +125°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Military (M) Devices (Note 1)	
Operating Case	
Temperature (Tc)	-55°C to +125°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V
Operating ranges define those limits tionality of the device is guaranteed	

Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v
Vol	Output LOW Voltage	$I_{OL} = 12 \text{ mA}, \text{ V}_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
lін	Input HIGH Leakage Current	V _{IN} = 5.5 V, Vcc = Max. (Note 4)		10	μA
lı.	Input LOW Leakage Current	$V_{IN} = 0 V$, $V_{CC} = Max$. (Note 4)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)		40	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)		-40	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 5)	-30	-200	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max., f = 0 MHz		170	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

^{3.} VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

^{4.} I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

^{5.} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T _A = 25°C	8	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	9	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)


Parameter	N N			-2	0	T	
Symbol	Parameter I	Description			Min.	Max.	Unit
tp _D	Input, I/O, or	Input, I/O, or Feedback to Combinatorial Output (Note 3)			20	ns	
	Setup Time	from Input, I/O, or Fe	eedback	D-type	13		ns
ts	to Clock	ck		T-type	15		ns
tн	Hold Time	Hold Time		0		ns	
tco	Clock to Out	tput (Note 3)				12	ns
twL				LOW	8		ns
twn	Clock Width			HIGH	8		ns
				D-type	40		MHz
		External Feedback	1/(ts + tco)	T-type	37		MHz
fмах	Maximum Frequency	ency Internal Feedback (feur)	D-type	47.6		MHz	
	(Note 4)		(ICNT)	T-type	43.5		MHz
		No Feedback	No Feedback 1/(twL + twh		62.5		MHz
tan	Asynchrono	us Reset to Register	ed Output			25	ns
tarw	Asynchrono	us Reset Width (Note	e 4)		20		ns
tarr	Asynchrono	us Reset Recovery 7	Time (Note 4)	15		ns
tap	Asynchrono	us Preset to Registe	red Output			25	ns
tapw	Asynchrono	us Preset Width (Not	te 4)		20		ns
tapr	Asynchrono	us Reset Recovery 1	Fime (Note 4)	15	-	ns
tea	Input, I/O, or	r Feedback to Outpu	t Enable (No	otes 3, 4)		20	ns
tER	Input, I/O, o	r Feedback to Outpu	t Disable (No	otes 3, 4)		20	ns

Notes:

- 2. See Switching Test Circuit, page 112, for test conditions. For APL products, Group A, Subgroups 9, 10 and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. Parameters measured with 16 outputs switching.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

TYPICAL SWITCHING CHARACTERISTICS

 $V_{CC} = 5.0 V$, $T_A = 25^{\circ}C$. These parameters are not tested.



14127F-010A

.


Derating for Number of Outputs Switching

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{16} O/P + \Delta t_{os}$

Datasheet numbers (t16 O/P) are specified at 16 outputs switching



Note:


Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} pF + \Delta t_{DL}$

Datasheet numbers (t_{35 pF}) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$






14127-007A



14127-008A



Input

14127-009A

TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
lcco	Base static Icc	90	mA
iı	Incremental input current	15	μA/MHz
ів	Incremental current per PAL block	13	μA/MHz
io	Incremental output current	90	μA/MHz
iv	Voltage dependence	40	%/V
İτ	Temperature dependence	-0.17	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter	r		Ту	/p.	
Symbol	Parameter Description		PLCC	CQFP	Unit
θjc	Thermal impedance, junction to case		14	13	°C/W
θja	Thermal impedance, junction to ambient		39	44	°C/W
θjma	θ _{jma} Thermal impedance, junction to ambient with air flow	200 lfpm air	33	38	°C/W
		400 lfpm air	30	35	°C/W
		600 lfpm air	27	33	°C/W
		800 lfpm air	25	31	°C/W

Plastic 0jc Considerations

The data listed for plastic θ_i c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_i c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_i c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -15/20

MACH120-15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 48 Macrocells
- 15 ns tPD Commercial 20 ns tPD Military
- 50 MHz f_{MAX} Commercial
 40 MHz f_{MAX} Military


- 56 Inputs
- 48 Outputs
- 48 Flip-flops; 4 clock choices
- 4 PAL blocks
- Pin-compatible with MACH220

GENERAL DESCRIPTION

The MACH120 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately five times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.


The MACH120 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH120 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.





14129D-001C

CONNECTION DIAGRAMS Top View




	-
CLK/I	Clock or Input
GND	Ground
ł	Input
I/O	Input/Output
Vcc	Supply Voltage

14129D-002A

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations		
MACH120-15 MACH120-20	JC	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

FUNCTIONAL DESCRIPTION

The MACH120 consists of four PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH120 (Figure 9) contains a 48-product-term logic array, a logic allocator, 12 macrocells and 12 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 12 I/O cells are divided into 2 banks of 6 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH120 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 12 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH120 product-term array consists of 48 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first six I/O cells; the other two control the last six macrocells.

The Logic Allocator

The logic allocator in the MACH120 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device. Table 6 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 9 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	C0, C1
M1	C0, C1, C2
М2	C1, C2, C3
Мз	C2, C3, C4
M₄	C3, C4, C5
M₅	C4, C5, C6
М6	C5, C6, C7
М7	C6, C7, C8
Ma	C7, C8, C9
Ma	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11

The Macrocell

The MACH120 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH120 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to six I/O cells. Within each PAL block, two product terms are available for selection by the first six three-state outputs; two other product terms are available for selection by the last six three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 9. MACH120 PAL Block

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage	–0.5 V to Vcc + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0° C to 75°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Temperature (TA) Operating
in Free Air0°C to +75°CSupply Voltage (Vcc) with
Respect to Ground+4.75 V to +5.25 V

OPERATING RANGES Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ V}_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, Vcc = Max. (Note 2)		10	μA
ln_	Input LOW Leakage Current	V _{IN} = 0 V, Vcc = Max. (Note 2)		-10	μA
Іоzн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)		10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. VIN = VIH or VIL (Note 2)		-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (lout = 0 mA) $V_{CC} = Max., f = 0 MHz$		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

				_					
Parameter Symbol	Parameter Description		-15 Min.	Max.	-20 Min.	Max.	Unit		
		·····			IVIIII,		IVIII.		
tPD		Feedback to Combin	atorial			15		20	ns
	Output (Note	3)							
ts		rom Input, I/O, or Fee	dback	D-type	10		13		ns
	to Clock			T-type	11		14		ns
tн	Hold Time				0		0		ns
tco	Clock to Outp	out (Note 3)				10		12	ns
tw∟	Clock Width			LOW	6		8		ns
twн				HIGH	6		8		ns
		External Feedback 1/(ts +	4 // 4	D-type	50		40		MHz
	Maximum		1/(15 + 100)	T-type	47.6		38.5		MHz
Г МАХ	Frequency		D-type	66.6		47.6		MHz	
	(Note 4)	Internal Feedback	(ÎCNT)	T-type	55.5		43.5		MHz
		No Feedback	1/(twL + twH	ı)	83.3		62.5	-	MHz
tar	Asynchronou	s Reset to Registered	d Output			20		25	ns
tarw	Asynchronou	s Reset Width (Note	4)		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 4)			10		15		ns	
tap	Asynchronous Preset to Registered Output				20		25	ns	
tapw	Asynchronous Preset Width (Note 4)			15		20		ns	
tapr	Asynchronous Preset Recovery Time (Note 4)		10		15		ns		
t EA	Input, I/O, or Feedback to Output Enable (Note 3)				15		20	ns	
ter	Input, I/O, or Feedback to Output Disable (Note 3)				15		20	ns	

Notes:


2. See Switching Test Circuit, page 112, for test conditions.

3. Parameters measured with 24 outputs switching.

4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

TYPICAL SWITCHING CHARACTERISTICS

 $V_{CC} = 5.0 V$, $T_A = 25^{\circ}C$. These parameters are not tested.



Derating for Number of Outputs Switching


14129F-004A

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{24} O/P + \Delta t_{os}$

Datasheet numbers (t16 O/P) are specified at 24 outputs switching



Capacitive Load Derating

14129F-005A

Note:

Applies to all AC specifications and rise and fall times. Calculate as:


 $t_{derated} = t_{35} p_F + \Delta t_{DL}$

Datasheet numbers (t_{35 pF}) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS

 $Vcc = 5.0 V, T_A = 25^{\circ}C$




Output, LOW









TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
lcco	Base static Icc	90	mA
iı	Incremental input current	21	μA/MHz
ів	Incremental current per PAL block	19	μA/MHz
io	Incremental output current	93	µA/MHz
iv	Voltage dependence	41	%/V
iτ	Temperature dependence	-0.18	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур.	
Symbol	Parameter Description		PLCC	Unit
θjc	Thermal impedance, junction to case		13	°C/W
θja	Thermal impedance, junction to ambient		37	°C/W
θjma	θ _{jma} Thermal impedance, junction to ambient with air flow	200 lfpm air	33	°C/W
		400 lfpm air	30	°C/W
		600 lfpm air	28	°C/W
		800 lfpm air	25	°C/W

Plastic 0jc Considerations

The data listed for plastic θ ic are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ ic measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ ic tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

MACH130-15/20

High-Density EE CMOS Programmable Logic

COM'L: -15/20

DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 64 Macrocells
- 15 ns t_{PD} Commercial 20 ns tPD Military
- 50 MHz f_{MAX} Commercial 40 MHz f_{MAX} Military

70 Inputs \tilde{m} 64 Outputs

۰,

MIL: -20

- 64 Flip-flops; 4 clock choices
- 4 "PAL26V16" Blocks with buried Macrocells
- Pin-compatible with MACH230

GENERAL DESCRIPTION


The MACH130 is a member of AMD's high-performance EE CMOS MACH 1 family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.

The MACH130 consists of four PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH130 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

Advanced Micro Devices


BLOCK DIAGRAM



14131D-001D

CONNECTION DIAGRAM Top View


PLCC/CQFP



14131D-003C

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



.

Valid Combinations		
MACH130-15	2	
MACH130-20	JC	


Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION

APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Product List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
MACH130-20/BXA	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

FUNCTIONAL DESCRIPTION

The MACH130 consists of four PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH130 (figure 10) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH130 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH130 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

The Logic Allocator

The logic allocator in the MACH130 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 7 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 10 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Мо	C0, C1
М1	C0, C1, C2
M2	C1, C2, C3
M3	C2, C3, C4
M4	C3, C4, C5
M5	C4, C5, C6
М6	C5, C6, C7
М7	C6, C7, C8
М8	C7, C8, C9
М9	C8, C9, C10
M10	C9, C10, C11
M11	C10, C11, C12
M12	C11, C12, C13
M13	C12, C13, C14
M14	C13, C14, C15
M15	C14, C15

Table 7. Logic Allocation

The Macrocell

The MACH130 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of four global clock pins, which are also available as logic inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The I/O Cell

The I/O cell in the MACH130 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight threestate outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 10. MACH130 PAL Block

ABSOLUTE MAXIMUM F Storage Temperature	ATINGS -65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0° C to 75°C)	200 mA

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V
Operating ranges define these limit	is botwoon which the func-

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol			Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ V}_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH 2.0 Voltage for all Inputs (Note 1)			V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max. (Note 2)		10	μA
hı_	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max. (Note 2)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. ViN = ViH or ViL (Note 2)		10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. VIN = VIH or VIL (Note 2)		-10	μА
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (lour = 0 mA) $V_{CC} = Max., f = 0 MHz$		180	.mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and IOZL (or I_{IH} and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition	ons	Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T _A = 25°C	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHI	NG CHARA	CHARACTERISTICS over COMMERCIA				ting rar	iges (N	ote 2)	
Parameter				-15		-20			
Symbol	Parameter D	escription			Min.	Max.	Min.	Max.	Unit
tPD	Input, I/O, or	Feedback to Combin	atorial			15		20	ns
	Output (Note	3)							
ts	Setup Time f	rom Input, I/O, or Fee	edback	D-type	10		13		ns
15	to Clock	•		T-type	11		14		ns
tн	Hold Time				0		0		ns
tco	Clock to Output (Note 3)				10		12	ns	
twL	LOW		6		8		ns		
twн	Clock Width	HIGH		6		8		ns	
		External Feedback 1/(ts + tco)		D-type	. 50		40		MHz
	Maximum			T-type	47.6		38.5		MHz
fмах	Frequency				66.6		47.6		MHz
	(Note 4)	Internal Feedback	(fcnt)	T-type	55.5		43.5		MHz
	No Feedback 1/(twL + twH)		1)	83.3		62.5		MHz	
tar	Asynchronou	Asynchronous Reset to Registered Output				20		25	ns
tarw	Asynchronou	Asynchronous Reset Width (Note 4)			15		20		ns
tarr	Asynchronou	Asynchronous Reset Recovery Time (Note 4)			10		15		ns
tap	Asynchronou	synchronous Preset to Registered Output			20		25	ns	
tapw	Asynchronou	Asynchronous Preset Width (Note 4)		15		20		ns	
t APR	Asynchronou	s Preset Recovery Ti	ime (Note 4)		10		15		ns
tea	Input, I/O, or	Feedback to Output	Enable (Note	e 3)		15		20	ns
ter	Input, I/O, or	Feedback to Output	Disable (Not	e 3)		15		20	ns

Notes:

- 2. See Switching Test Circuit, page 112, for test conditions.
- 3. Parameters measured with 32 outputs switching.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current (Tc = -55°C to +125°C)	200 mA

OPERATING RANGES

Military (M) Devices (Note 1)	
Operating Case Temperature (Tc)	-55°C to +125°C
	-55 0 10 +125 0
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2.0$ mA, $V_{CC} = Min.$ $V_{IN} = V_{IH}$ or V_{IL}	2.4		V
Vol	Output LOW Voltage	I_{OL} = 12 mA, V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}		0.5	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
lн	Input HIGH Leakage Current	V _{IN} = 5.5 V, V _{CC} = Max. (Note 4)		10	μA
lıL	Input LOW Leakage Current	$V_{IN} = 0 V$, $V_{CC} = Max$. (Note 4)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	V _{OUT} = 5.5 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 4)		40	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. ViN = ViH or ViL (Note 4)		-40	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 5)	-30	-200	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (Iout = 0 mA) $V_{CC} = Max., f = 0 MHz$		220	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ns	Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C	8	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	9	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

	SWITCHING	CHARACTERISTICS	over MILITARY	operating rang	es (Note 2)
--	-----------	------------------------	---------------	----------------	-------------


Parameter				-2	0		
Symbol	Parameter	Parameter Description		Min.	Max.	Unit	
t PD	Input, I/O, o	r Feedback to Comb	inatorial Out	put (Note 3)		20	ns
4-	Setup Time	from Input, I/O, or Fe	eedback	D-type	13		ns
ts	to Clock			T-type	14		ns
tн	Hold Time				0		ns
tco	Clock to Ou	tput (Note 3)				12	ns
tw∟	Clock Width			LOW	8		ns
twn				HIGH	8		ns
					40		MHz
	Maximum	External Feedback 1/(ts + tco)	T-type	38.5		MHz	
fмах	Frequency		D-type	47.6		MHz	
	(Note 4)	Internal Feedback (fcNT) T-type No Feedback 1/(twL + twH)		T-type	43.5		MHz
				62.5		MHz	
tar	Asynchronous Reset to Registered Output			25	ns		
tarw	Asynchrono	Asynchronous Reset Width (Note 4)		20		ns	
tarr	Asynchrono	Asynchronous Reset Recovery Time (Note 4)		15		ns	
tap	Asynchronous Preset to Registered Output			25	ns		
tapw	Asynchronous Preset Width (Note 4)		20		ns		
TAPR	Asynchrono	Asynchronous Reset Recovery Time (Note 4)		15		ns	
t EA	Input, I/O, o	r Feedback to Outpu	t Enable (No	otes 3, 4)		20	ns
ter	Input, I/O, o	r Feedback to Outpu	t Disable (N	otes 3, 4)		20	ns

Notes:

- 2. See Switching Test Circuit, page 112, for test conditions. For APL products, Group A, Subgroups 9, 10 and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. Parameters measured with 32 outputs switching.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, T_A = 25°C. These parameters are not tested.



14131E-004A


Derating for Number of Outputs Switching

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{32} O/P + \Delta t_{os}$

Datasheet numbers (t32 O/P) are specified at 32 outputs switching



Capacitive Load Derating


Note:

Applies to all AC specifications and rise and fall times. Calculate as: $t_{derated} = t_{35 \ PF} + \Delta t_{DL}$

Datasheet numbers (t35 pF) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}C$











TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
Icco	Base static Icc	125	mA
i,	Incremental input current	21	μA/MHz
ів	Incremental current per PAL block	18	µA/MHz
io	Incremental output current	96	µA/MHz
iv	Voltage dependence	40	%/V
İτ	Temperature dependence	-0.18	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			Т	/p.	
Symbol	Parameter Description		PLCC	CQFP	Unit
θjc	Thermal impedance, junction to case		13	x	°C/W
θja	Thermal impedance, junction to ambi	ent	34	x	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	30	x	°C/W
	ambient with air flow	400 lfpm air	28	x	°C/W
		600 lfpm air	26	х	°C/W
		800 lfpm air	25	x	°C/W

Plastic θjc Considerations

The data listed for plastic θ are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

MACH210-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 64 Macrocells
- 12 ns teo Commercial 20 ns tpp Military
- 66.7 MHz fmax Commercial 40 MHz fmax Military
- 38 Inputs

- 32 Outputs
- 64 Flip-flops; 2 clock choices
- 4 "PAL22V16" blocks with buried macrocells
- **Pin-compatible with MACH110**
- MASC210 for high-volume applications

GENERAL DESCRIPTION

The MACH210 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.

The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells, including additional buried macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.


The MACH210 has two kinds of macrocell: output and buried. The MACH210 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH210 has dedicated buried macrocells which. in addition to the capabilities of the output macrocell. also provide input registers or latches for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices

MIL: -20


AMD BLOCK DIAGRAM



14128E-001C

CONNECTION DIAGRAM Top View

PLCC/CQFP




Pin Designations

	-
CLK/I	Clock or Input
GND	Ground
I	Input
I/O	Input/Output
Vcc	Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combina	tions
MACH210-12 MACH210-15 MACH210-20	JC
MASC210-15 MASC210-20	


Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION

APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Product List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



l	Valid Combinations
	MACH210-20/BXA

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

FUNCTIONAL DESCRIPTION

The MACH210 consists of four PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and buried macrocells. This adds greater logic density without affecting the number of pins.

The PAL Blocks

Each PAL block in the MACH210 (figure 11) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH210 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH210 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable; one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH210 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 8 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 11 for cluster and macrocell numbers.

The Macrocell

The MACH210 has two types of macrocell: output and buried. The output macrocells can be configured as

- 1	Mac	rocell	Available
	Output	Buried	Clusters
	Mo	M1	C0, C1, C2 C0, C1, C2, C3
	M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
	M4	M5	C3, C4, C5, C6 C4, C5, C6, C7
	M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
	Ma	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
	M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
	M ₁₂	M13	C11, C12, C13, C14 C12, C13, C14, C15
	M14		C13, C14, C15

Table 8. Logic Allocation

<u>M15</u> C14, C15 either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or

T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH210 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 11. MACH210 PAL Block

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0°C to +75°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ Vcc} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
lін	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max. (Note 2)		10	μA
lı.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 2)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		10	μΑ
lozi	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)		-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 3)	-30	-160	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max., f = 0 MHz	-	180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	Parameter			-12		-15 -20			0			
Symbol	Description					Min.	Max.	Min.	Max.	Min.	Мах	Unit
tpd	Input, I/O, or Feedback to Combinatorial Output (Note 3)					12		15		20	ns	
•-		e from Input, I/O,			D-type	7		10		13		ns
ts	or Feedbac	k to Clock			T-type	8	L L	11		14		ns
tн	Register Da	ata Hold Time				0		0		0		ns
tco	Clock to Ou	utput (Note 3)					8		10		12	ns
tw∟	Clock	•			LOW	6		6		8		ns
twn	Width				HIGH	6		6		8		ns
	•	External Feedback	 1/(ts +	tco)	D-type	66.7		50		40		MHz
	Maximum				T-type	62.5		47.6		38.5		MHz
fмах	Frequency (Note 4)	Internal Feedback (font)		D-type	76.9		66.6		47.6		MHz
	(11018 4)				T-type	71.4		55.5		43.5		MHz
		No Feedback	_1/(tw∟	+ twн)		83.3		83.3		62.5		MHz
tsL	Setup Time	e from Input, I/O, or F	eedback	k to Ga	ite	7		10		13		ns
thi.	Latch Data Hold Time					0		0		0		ns
tgo	Gate to Out	tput (Note 3)					10		11		12	ns
tgwL	Gate Width LOW				6		6		8		ns	
t PDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch					14		17		22	ns	
tsir	Input Regis	ster Setup Time				2		2		2		ns
thin	Input Regis	ster Hold Time				2		2		2		ns
tico	Input Regis	ster Clock to Combination	atorial O	utput			14		17		22	ns
tics	Input Regis	ster Clock to Output F	Register	Setup	D-type	9		12		15		ns
					T-Type	10		14		17		ns
twici	Input Regis				LOW	6		6		8		ns
twich	Clock Widtl	h			HIGH	6		6		8		ns
ÍMAXIR	Maximum I	nput Register Freque	ency 1	/(twicL	+ twicн)	83.3		83.3		62.5		MHz
tsiL	Input Latch	Setup Time				2		2		2		ns
thil	Input Latch	Hold Time				2		2		2		ns
tigo	Input Latch Gate to Combinatorial Output					14		17		22	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				16		19		24	ns		
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			9		12		15		ns		
tigs	Input Latch	Gate to Output Latc	h Setup			9		12		15		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (Continued)

Parameter	Parameter	-1	2	-1	5	-2	0	
Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twigz	Input Latch Gate Width LOW	6		6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		16		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 4)	12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 4)	8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		16		20		25	ns
tapw	Asynchronous Preset Width (Note 4)	12		15		20		ns
t APR	Asynchronous Preset Recovery Time (Note 4)	8		10		15		ns
t EA	Input, I/O, or Feedback to Output Enable (Note 3)		12		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		12		15		20	ns

Notes:

 See Switching Test Circuit, page 112, for test conditions.
 Parameters measured with 16 outputs switching.
 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc+0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current (Tc = -55° C to $+125^{\circ}$ C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES Military (M) Devices (Note 1)	
Operating Case Temperature (Tc)	-55°C to +125°C
Supply Voltage (Vcc) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		V
Vol	Output LOW Voltage	$ I_{OL} = 12 \text{ mA}, \text{ V}_{CC} = \text{Min}. $ $ V_{IN} = V_{IH} \text{ or } V_{IL} $		0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
lін	Input HIGH Leakage Current	V _{IN} = 5.5 V, Vcc = Max. (Note 4)		10	μA
111	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 4)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)		40	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 4)$		-40	μA
' Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 5)	-30	-200	mA
lcc	Supply Current	$V_{IN} = 0$ V, Outputs Open (lout = 0 mA) $V_{CC} = Max., f = 0$ MHz		195	mA

Notes:

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Unit
Cin	Input Capacitance	$V_{IN} = 2.0 V$ $V_{CC} = 5.0 V$, $T_A = 25^{\circ}C$,	8	pF
. Соит	Output Capacitance	Vout = 2.0 V f = 1 MHz	9	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter	Parameter			-20			
Symbol	Description				Min.	Max.	Unit
t PD	Input, I/O, or), or Feedback to Combinatorial Output (Note 3)				20	ns
ts	D-type			13		ns	
	Setup Time tro	Setup Time from Input, I/O, or Feedback to Clock T-type			14		ns
tн	Register Data	Hold Time			0		ns
tco	Clock to Outp	ut (Note 3)				12	ns
tw∟	Clock LOW			8		ns	
twн	Width HIGH			8		ns	
		External Feedback	1/(ts + tco)	D-type	40		MHz
	Maximum			T-type	38.5		MHz
fмах	Frequency			D-type	47.6		MHz
	(Note 4)	Internal Feedback (fcNT)		T-type	43.5		MHz
		No Feedback	1/(twL + twH)		62.5		MHz
tsl	Setup Time from Input, I/O, or Feedback to Gate			13		ns	
thl	Latch Data Hold Time			0		ns	
tgo	Gate to Output (Note 3)				12	ns	
tgwL	Gate Width LOW			8		ns	
tpdl '	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				22	ns	
tsir	Input Register Setup Time			2		ns	
thir	Input Register Hold Time			2		ns	
tico	Input Registe	r Clock to Combinator	rial Output			22	ns
tics	Input Register Clock to Output Register Setup D-type T-Type			15		ns	
				17		ns	
twicL	Input Register LOW			8		ns	
twich	Clock Width HIGH			8		ns	
f MAXIR	Maximum Input Register Frequency (Note 4) 1/(twicL + twicH)			62.5		MHz	
tsı∟	Input Latch Setup Time			2		ns	
thil	Input Latch Hold Time			2		ns	
tigo	Input Latch Gate to Combinatorial Output				22	ns	
tigol	Input Latch Gate to Output Through Transparent Output Latch				24	ns	
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			15		ns	
tigs	Input Latch Gate to Output Latch Setup			15		ns	

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2) (Continued)

Parameter Symbol	Parameter	-20		
	Description	Min.	Max.	Unit
twigz	Input, Latch Gate Width LOW	8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		24	ns
tar	Asynchronous Reset to Registered or Latched Output		25	ns
tarw	Asynchronous Reset Width (Note 4)	20		ns
tarr	Asynchronous Reset Recovery Time (Note 4)	15		ns
tap	Asynchronous Preset to Registered or Latched Output		25	ns
tapw	Asynchronous Preset Width (Note 4)	20		ns
tapr	Asynchronous Preset Recovery Time (Note 4)	15		ns
t EA	Input, I/O, or Feedback to Output Enable (Notes 3, 4)		20	ns
ter	Input, I/O, or Feedback to Output Disable (Notes 3, 4)		20	ns

Notes:


 See Switching Test Circuit, page 112, for test conditions. For APL products, Group A, Subgroups 9, 10 and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

3. Parameters measured with 16 outputs switching.

4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

TYPICAL SWITCHING CHARACTERISTICS

 $V_{CC} = 5.0 V$, $T_A = 25^{\circ}C$. These parameters are not tested.




Derating for Number of Outputs Switching

14128F-003A

Note:

Applies to tPD, tCO . Calculate as: $t_{derated} = t_{16} O/P + \Delta t_{os}$

Datasheet numbers (t16 O/P) are specified at 16 outputs switching



Note:

Applies to all AC specifications and rise and fall times. Calculate as:


 $t_{derated} = t_{35} pF + \Delta t_{DL}$

Ċ

Datasheet numbers (t35 pF) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$






14128F-005A



1412F8-006A



🗖 amd

TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
lcco	Base static lcc	· 125	mA
i,	Incremental input current	21	µA/MHz
ів	Incremental current per PAL block	18	µA/MHz
io	Incremental output current	96	µA/MHz
iv	Voltage dependence	40	%/V
iт	Temperature dependence	-0.18	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			T	Тур.	
Symbol			PLCC	CQFP	Unit
θjc	Thermal impedance, junction to case		15	11	°C/W
θja	Thermal impedance, junction to ambient		40	44	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	36	39	°C/W
	ambient with air flow	400 lfpm air	33	35	°C/W
		600 lfpm air	31	31	°C/W
		800 lfpm air	29	29	°C/W

. Plastic θjc Considerations

The data listed for plastic θ care for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -15/20

MACH220-15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 68 Pins
- 96 Macrocells
- 15 ns tPD Commercial 20 ns tPD Military
- 50 MHz f_{MAX} Commercial
 40 MHz f_{MAX} Military

- 56 Inputs with pull-up resistors
- 48 Outputs
- 96 Flip-flops; 4 clock choices
- 8 PAL blocks with buried macrocells
- Pin-compatible with MACH120

GENERAL DESCRIPTION

The MACH220 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately nine times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.


The MACH220 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH220 has two kinds of macrocell: output and buried. The output macrocell provides registered,

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH220 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.

Advanced Micro Devices




BLOCK DIAGRAM AMD

MACH220-15/20

88

14130F-001C






CLK/I	Clock or Input
GND	Ground
I	Input
I/O	Input/Output
Vcc	Supply Voltage

ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	Valid Combinations
MACH220-15 MACH220-20 JC	The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availabil-
	ity of specific valid combinations or to check on newly

released combinations.

FUNCTIONAL DESCRIPTION

The MACH220 consists of eight PAL blocks connected by a switch matrix. There are 48 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

All inputs and I/O pins have built-in pull-up resistors. While it is always good design practice to tie unused pins high or low, the pull-up resistors provide design security and stability in the event that unused pins are left disconnected.

The PAL Blocks

Each PAL block in the MACH220 (Figure 12) contains a 48-product-term logic array, a logic allocator, 6 output macrocells, 6 buried macrocells, and 6 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V12" with 6 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH220 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 12 internal feedback signals and 6 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-Term Array

The MACH220 product-term array consists of 48 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Állocator

The logic allocator in the MACH220 takes the 48 logic product terms and allocates them to the 12 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 9 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 12 for cluster and macrocell numbers.

Table 9.	Logic	Allocation
----------	-------	------------

Mac	rocell	Available
Output	Buried	Clusters
Mo	M1	Co, C1, C2 Co, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	Ms	C3, C4, C5, C6 C4, C5, C6, C7
M6	M7	C5, C6, C7, C8 C6, C7, C8, C9
M8	M9	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11 C10, C11

The Macrocell

The MACH220 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or Ttype, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH220 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.


These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus. 

Figure 12. MACH220 PAL Block

MACH220-15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or	
I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0°C to +75°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol			Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ V}_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max. (Note 2)		10	μA
lı,	Input LOW Leakage Current	$V_{IN} = 0 V$, $V_{CC} = Max$. (Note 2)		-100	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{\text{OUT}} = 5.25 \text{ V}, \text{ V}_{\text{CC}} = \text{Max}.$ $V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \text{ (Note 2)}$		10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 2)		-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (Iout = 0 mA) $V_{CC} = Max., f = 0 MHz$		300	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITA	NCE (Note 1)				
Parameter Symbol	Parameter Description	Test Conditi	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	Parameter				-1	15 -20			
Symbol	Description				Min.	Max.	Min.	Max.	Unit
tpD .	Input, I/O, or I	I/O, or Feedback to Combinatorial Output (Note 3)				15		20	ns
				D-type	10	-	13		ns
ts	Setup Time fro	Setup Time from Input, I/O, or Feedback to Clock T-type			11		14		ns
tн	Register Data	Hold Time			0		0		ns
tco	Clock to Outp	ut (Note 3)				10		12	ns
twL	Clock			LOW	6		8		ns
twн	Width			HIGH	6		8		ns
		External Feedback	1/(ts + tco)	D-type	50		40		MHz
	Maximum		1/(15 + 100)	T-type	47.6		38.5		MHz
f мах	Frequency	quency	D-type	66.6		47.6		MHz	
	(Note 4)	Internal Peeuback (CNT)	T-type	55.5		43.5		MHz
	No Feedback 1/(twL + twH)	83.3		62.5		MHz	
tsl.	Setup Time fr	up Time from Input, I/O, or Feedback to Gate					13		ns
thl	Latch Data Hold Time				0		0		ns
tgo	Gate to Outpu	ut (Note 3)				11		12	ns
tgwl	Gate Width L	WC			6		8		ns
t PDL	Input, I/O, or I Input or Outpu	Feedback to Output T ut Latch	hrough Trans	parent		17		22	ns
tsiri	Input Register	r Setup Time			2		2		ns
thir	Input Register	r Hold Time			2		2		ns
tico	Input Register	r Clock to Combinator	ial Output			17		22	ns
tics	Input Register	r Clock to Output Reg	ister Setup	D-Type	12		15		ns
				Т-Туре	14		17		ns
twici	Input Register	r		LOW	6		8		ns
twich	Clock Width			HIGH	6		8		ns
fmaxir	Maximum Inp	ut Register Frequency	/ 1/(twici. +	twicн)	83.3		62.5		MHz
tsil	Input Latch Se	etup Time			2		2		ns
thiL	Input Latch He	old Time			2		2		ns
tigo	Input Latch G	ate to Combinatorial (Dutput			17		22	ns
tigol	Input Latch G Output Latch	ate to Output Through	n Transparent			19		24	ns
tsll		om Input, I/O, or Feed nput Latch to Output I		1	12		15		ns
tigs	Input Latch G	ate to Output Latch S	etup		12		15		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (Continued)


Parameter	Parameter	-1	5	-20		
Symbol	Description	Min.	Max.	Min.	Max.	Unit
twigz	Input Latch Gate Width LOW	6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 4)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 4)	10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		20		25	ns
tapw	Asynchronous Preset Width (Note 4)	15		20		ns
t APR	Asynchronous Preset Recovery Time (Note 4)	10		15		ns
t EA	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

 See Switching Test Circuit, page 112, for test conditions.
 Parameters measured with 32 outputs switching.
 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, TA = 25°C. These parameters are not tested.



14130F-004A


Derating for Number of Outputs Switching

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{24} O/P + \Delta t_{os}$

Datasheet numbers (t24 O/P) are specified at 24 outputs switching



Capacitive Load Derating

Note:


Applies to all AC specifications and rise and fall times. Calculate as:

 $t_{derated} = t_{35} pF + \Delta t_{DL}$

Datasheet numbers (t35 pF) are specified with 35 pF.


For typical rise and fall rates, use 1V/ns at 35 pF.


TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS Vcc = 5.0 V, TA = 25° C





14130F-006A





Input

14130F-008A

TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
lcco	Base static Icc	175	mA
İı	Incremental input current	29	μA/MHz
ів	Incremental current per PAL block	26	μA/MHz
io	Incremental output current	102	µA/MHz
iv	Voltage dependence	38	%/V
iτ	Temperature dependence	-0.14	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter Symbol	Parameter Description		Typ. PLCC	Unit
θjc	Thermal impedance, junction to case		10	°C/W
θja	Thermal impedance, junction to ambient	impedance, junction to ambient		°C/W
θjma	Thermal impedance, junction to	200 lfpm air	29	°C/W
	ambient with air flow	400 lfpm air	27	°C/W
		600 lfpm air	24	°C/W
		800 lfpm air	23	°C/W

Plastic 0jc Considerations

The data listed for plastic θ_j c are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ_j c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ_j c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

COM'L: -15/20 MIL: -20

MACH230-15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 84 Pins
- 128 Macrocells
- 15 ns teb Commercial 20 ns teb Military
- 50 MHz f_{MAX} Commercial 40 MHz f_{MAX} Military

- 70 inputs
- 64 Outputs
- 128 Flip-flops; 4 clock choices
- 8 "PAL26V16" blocks with buried macrocells
- Pin-compatible with MACH130

GENERAL DESCRIPTION

The MACH230 is a member of AMD's high-performance EE CMOS MACH 2 device family. This device has approximately twelve times the logic macrocell capability of the popular PAL22V10 at an equal speed with a lower cost per macrocell.

The MACH230 consists of eight PAL blocks interconnected by a programmable switch matrix. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.


The MACH230 has two kinds of macrocell: output and buried. The output macrocell provides registered,

latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All output macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.

The MACH230 has dedicated buried macrocells which, in addition to the capabilities of the output macrocell, also provide input registers for use in synchronizing signals and reducing setup time requirements.








14132F-001B

MACH230-15/20

80

CONNECTION DIAGRAM Top View



14132D-002A


Pin Designations

CLK/I	Clock or Input
GND	Ground
1	Input
I/O	Input/Output
Vcc	Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:




Valid Combinations	Valid Combinations
MACH230-15 JC MACH230-20	The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availabil-
	Consult the local AMD sales office to co ity of specific valid combinations or to

released combinations.

MACH230-15/20

ORDERING INFORMATION (Preliminary) APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Product List) products are fully compliant with MIL–STD–883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations	
 MACH230-20/BXA	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

FUNCTIONAL DESCRIPTION

The MACH230 consists of eight PAL blocks connected by a switch matrix. There are 64 I/O pins and 2 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are 4 clock pins that can also be used as dedicated inputs.

The PAL Blocks

Each PAL block in the MACH230 (Figure 13) contains a 64-product-term logic array, a logic allocator, 8 output macrocells, 8 buried macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 26 inputs. This makes the PAL block look effectively like an independent "PAL26V16" with 8 buried macrocells.

In addition to the logic product terms, two output enable product terms, an asynchronous reset product term, and an asynchronous preset product term are provided. One of the two output enable product terms can be chosen within each I/O cell in the PAL block. All flip-flops within the PAL block are initialized together.

The Switch Matrix

The MACH230 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The MACH230 places a restriction on buried macrocell feedback only. Buried macrocell feedback from one block can be used as an input only to that block or its "sibling" block. Sibling blocks are illustrated in the block diagram on page 80 and in Table 10. Output macrocell feedback is not restricted.

PAL Block	Sibling Block
A	Н
В	G
С	F
D	E
E	D
F	С
G	В
н	А

Table 10. Sibling Blocks

The Product-Term Array

The MACH230 product-term array consists of 64 product terms for logic use, and 4 special-purpose product terms. Two of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides asynchronous preset.

The Logic Allocator

The logic allocator in the MACH230 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 16 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 11 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 13 for cluster and macrocell numbers.

Table 11. Logic Allocation

Mac	rocell	Available
Output	Buried	Clusters
Μο	M1	C0, C1, C2 C0, C1, C2, C3
M2	Мз	C1, C2, C3, C4 C2, C3, C4, C5
M4	Ms	C3, C4, C5, C6 C4, C5, C6, C7
Мө	M7	C5, C6, C7, C8 C6, C7, C8, C9
Mв	Мэ	C7, C8, C9, C10 C8, C9, C10, C11
M10	M11	C9, C10, C11, C12 C10, C11, C12, C13
M ₁₂	M13	C11, C12, C13, C14 C12, C13, C14, C15
M14	M15	C13, C14, C15 C14, C15

The Macrocell

The MACH230 has two types of macrocell: output and buried. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flipflop. The registers can be configured as D-type or Ttype, allowing for product-term optimization.

The flip-flops can individually select one of four clock/ gate pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The latch holds its data when the gate input is HIGH, and is transparent when the gate input is LOW. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

The buried macrocells are the same as the output macrocells if they are used for generating logic. In that case, the only thing that distinguishes them from the output macrocells is the fact that there is no I/O cell connection, and the signal is only used internally. The buried macrocell can also be configured as an input register or latch.

The I/O Cell

The I/O cell in the MACH230 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to all I/O cells in a PAL block.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.




Figure 13. MACH230 PAL Block

ABSOLUTE MAXIMUM	I RATINGS
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or	
I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T _A = 0°C to +75°C)	200 mA
(14 - 0 0 10 + 10 0)	200 117

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V
Occreting reason define these limits	botwoon which the func

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, \text{ Vcc} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
Vil	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
lін	Input HIGH Leakage Current	V _{IN} = 5.25 V, V _{CC} = Max. (Note 2)		10	μA
ľn_	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max. (Note 2)		-10	μA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		10	μΑ
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	$V_{IN} = 0 V$, Outputs Open (lout = 0 mA) Vcc = Max., f =0 MHz		360	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	6	pF
Соит	Output Capacitance	Vout == 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	Parameter			-15		-20		· ·	
Symbol	Description						Min.	Max.	Unit
t PD	Input, I/O, or F	Input, I/O, or Feedback to Combinatorial Output (Note 3)				15		20	ns
	D-type			10		13		ns	
ts	Setup Time fro	Setup Time from Input, I/O, or Feedback to Clock T-type					14		ns
t <u>H</u>	Register Data	Hold Time			0		0		ns
tco	Clock to Outp	ut (Note 3)				10		12	ns
twL	Clock			LOW	6		8	·	ns
twn	Width			HIGH	6		8		ns
		External Feedback	1/(ts + tco)	D-type	50		40		MHz
	Maximum	External reedback	1/(15 + 100)	T-type	47.6		38.5		MHz
fмах	Frequency	Internal Feedback (for (m)	D-type	66.6		47.6		MHz
	(Note 4)	Internal Feedback (T-type	55.5		43.5		MHz
		No Feedback	1/(tw∟ + tw⊦)	83.3		62.5		MHz
ts∟	Setup Time fro	Setup Time from Input, I/O, or Feedback to Gate					13		ns
tHL	Latch Data Hold Time			0		0		ns	
tgo	Gate to Outpu	it (Note 3)				11		12	ns
tgwl	Gate Width LO	W			6		8		ns
TPDL	Input, I/O, or F Input or Outpu	eedback to Output T	hrough Trans	parent		17		22	ns
tsiR	Input Register	Setup Time			2		2		ns
thir	Input Register	Hold Time			2		2		ns
tico	Input Register	Clock to Combinator	ial Output			17		22	ns
tics	Input Register	Clock to Output Reg	ister Setup	D-Type	12		15		ns
				T-Type	14		17		ns
twici	Input Register			LOW	6		8		ns
twich	Clock Width			HIGH	6		8		ns
f MAXIR	Maximum Inpi	ut Register Frequency	/ 1/(twicL +	twicн)	83.3		62.5		MHz
tsiL	Input Latch Se	etup Time		-	2		2		ns
thiL	Input Latch Ho	old Time			2		2		ns
tigo	Input Latch Ga	ate to Combinatorial C	Dutput			17		22	ns
tigol	Input Latch Ga Output Latch	ate to Output Through	Transparent			19		24	ns
tsll		om Input, I/O, or Feed aput Latch to Output L		1	12		15		ns
tigs	Input Latch Ga	ate to Output Latch Se	etup		12		15		ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2) (Continued)

Parameter	Parameter	-1	5	-2	0	
Symbol	Description	Min.	Max.	Min.	Max.	Unit
twigz	Input Latch Gate Width LOW	6		8		ns
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		19		24	ns
tar	Asynchronous Reset to Registered or Latched Output		20		25	ns
tarw	Asynchronous Reset Width (Note 4)	15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 4)	10		15		ns
tap	Asynchronous Preset to Registered or Latched Output		20		25	ns
tapw	Asynchronous Preset Width (Note 4)	15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 4)	10		15		ns
tea	Input, I/O, or Feedback to Output Enable (Note 3)		15		20	ns
ter	Input, I/O, or Feedback to Output Disable (Note 3)		15		20	ns

Notes:

See Switching Test Circuit, page 112, for test conditions.
 Parameters measured with 32 outputs switching.
 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current	
(Tc = -55°C to +125°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

25°C
.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

	PRELIMINARY							
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit			
Vон	Output HIGH Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		v			
Vol	Output LOW Voltage	$I_{OL} = 12 \text{ mA}, \text{ Vcc} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$		0.5	V			
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V			
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V			
lін	Input HIGH Leakage Current	V _{IN} = 5.5 V, V _{CC} = Max. (Note 4)		10	μΑ			
lı.	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max.$ (Note 4)		-10	μA			
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 \text{ V}, \text{ V}_{CC} = \text{Max}.$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		40	μA			
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 4)$		-40	μA			
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 5)	-30	-200	mA			
lcc	Supply Current	$V_{IN} = 0$ V, Outputs Open ($I_{OUT} = 0$ mA) V _{CC} = Max., f = 0 MHz			mA			

Notes:

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of In and IozL (or IIH and IoZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

PRELIMINARY

AMD

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditio	ons	Тур.	Unit
Cin	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,		pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz		pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

		PRE	LIMINAF	ι γ 			
Parameter Symbol	Parameter Description			-20 Min. Max.		Unit	
		••••••••••••••••••••••••••••••••••••••	te del Outent	(1)	WIIII.		
tpd	Input, I/O, or	Feedback to Combina	atorial Output	(Note 3) D-type	10	20	ns
ts	Setup Time from Input, I/O, or Feedback to Clock T-type		<u>13</u> 14	<u> </u>	ns		
 tн	Register Data	Hold Time		т-туре	0		ns ns
	Clock to Outp	······································			0	12	
tco	Clock IO Oulp			LOW	8	12	ns
twL twH	Width			HIGH	8		ns ns
		l		D-type	40	<u> </u>	MHz
		External Feedback	1/(ts + tco)	T-type	38.5	<u> </u>	MHz
fмах	Maximum	<u> </u>		D-type	47.6		MHz
	Frequency (Note 4)	Internal Feedback (fcnt)	T-type	43.5		MHz
		No Feedback	1/(twL + twH)	·	62.5	<u> </u>	MHz
tsL	Setup Time fr	om Input, I/O, or Feed	back to Gate		13		ns
thi.	·	Latch Data Hold Time			0	<u> </u>	ns
tgo	Gate to Outpu	Gate to Output (Note 3)				12	ns
tgwL	Gate Width LOW			8		ns	
t PDL	Input, I/O, or I Input or Output	Feedback to Output T	hrough Trans	parent		22	ns
tsin	Input Register				2		ns
tHIR	Input Registe				2		ns
tico		r Clock to Combinator	ial Output			22	ns
tics		r Clock to Output Reg		D-type	15		ns
	,		р 	T-type	17		ns
twici	Input Registe	r		LOW	8	[ns
twich	Clock Width			HIGH	8		ns
f MAXIR	Maximum Inp	ut Register Frequency	y (Note 4)	1/(twicL + twicH)	62.5		MHz
tsı∟	Input Latch S	etup Time			2		ns
thil	Input Latch H	old Time			2	<u> </u>	ns
tigo	Input Latch G	ate to Combinatorial (Output			22	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch					24	ns
tsll	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Output Latch Gate			h	15		ns
tigs	Input Latch Gate to Output Latch Setup				15	1	ns

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2) (Continued)

PRELIMINARY						
Parameter		-2				
Symbol	Parameter Description	Min.	Max.	Unit		
twigz	Input, Latch Gate Width LOW	8		ns		
t PDLL	Input, I/O, or Feedback to Output Through Transparent Input and Output Latches		24	ns		
tar	Asynchronous Reset to Registered or Latched Output		25	ns		
tarw	Asynchronous Reset Width (Note 4)	20		ns		
tarr	Asynchronous Reset Recovery Time (Note 4)	15		ns		
tap	Asynchronous Preset to Registered or Latched Output		25	ns		
tapw	Asynchronous Preset Width (Note 4)	20		ns		
tapr	Asynchronous Preset Recovery Time (Note 4)	15		ns		
tea 📃	Input, I/O, or Feedback to Output Enable (Notes 3, 4)		20	ns		
ter	Input, I/O, or Feedback to Output Disable (Notes 3, 4)		20	ns		

Notes:


 See Switching Test Circuit, page 112, for test conditions. For APL products, Group A, Subgroups 9, 10 and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

3. Parameters measured with 32 outputs switching.

4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

TYPICAL SWITCHING CHARACTERISTICS

Vcc = 5.0 V, T_A = 25°C. These parameters are not tested.



Derating for Number of Outputs Switching


14132F-004A

Note:

Applies to tPD, tco. Calculate as:

 $t_{derated} = t_{32} O/P + \Delta t_{os}$

Datasheet numbers (t32 O/P) are specified at 32 outputs switching



Capacitive Load Derating

Note:

Applies to all AC specifications and rise and fall times. Calculate as:


 $t_{derated} = t_{35} pF + \Delta t_{DL}$

Datasheet numbers (t35 pF) are specified with 35 pF.

For typical rise and fall rates, use 1V/ns at 35 pF.

TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS


 $V_{CC} = 5.0 V, T_A = 25^{\circ}C$






14132-006A

14132-007A





AMD

TYPICAL DYNAMIC Icc CHARACTERISTICS

These parameters are not tested. Please refer to page 114 for a discussion on the usage of these parameters.

Parameter Symbol	Parameter Description	Тур.	Unit
lcco	Base static Icc	225	mA
iı	Incremental input current	29	µA/MHz
ів	Incremental current per PAL block	26	µA/MHz
io	Incremental output current	102	µA/MHz
iv	Voltage dependence	38	%/V
iт	Temperature dependence	-0.13	%/°C

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

Parameter			T	Тур.	
Symbol	Parameter Description		PLCC	CQFP	Unit
θjc	Thermal impedance, junction to case		5	4	°C/W
θ_{ja}	Thermal impedance, junction to ambient		20	28	°C/W
θjma	Thermal impedance, junction to	200 lfpm air	17	24	°C/W
	ambient with air flow	400 lfpm air	14	20	°C/W
		600 lfpm air	12	19	°C/W
		800 lfpm air	10	17	°C/W

Plastic 0jc Considerations

The data listed for plastic θ care for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ cmeasurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ ctests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

Asynchronous MACH Devices

ASYNCHRONOUS MACH DEVICES

The MACH215 is a MACH device designed for use in asynchronous applications as well as in synchronous ones. In addition to having the two global clocks present in the MACH210, each output macrocell can also be clocked by its own individual product term. The polarity of all clock signals, including the global clocks, is programmable for each macrocell. Individual asynchronous reset, asynchronous preset, and three-state product-term controls are also provided for each macrocell.

Each I/O pin is also capable of being registered or latched as an input, with the register or latch being driven by one of the two global clock signals. The polarity of the clock signals is also programmable for each input macrocell.

The MACH215 is a 44-pin device with 32 output macrocells and 32 input macrocells. It is provided in a PLCC package.

Functional Description

The MACH215 has a structure fundamentally very similar to that of the other MACH devices.

The fundamental architecture of the MACH devices consists of several PAL blocks interconnected by a switch matrix. The switch matrix allows communication between PAL blocks, and routes inputs to the PAL blocks. Together the PAL blocks and switch matrix allow the logic designer to create large designs in a single device instead of multiple devices.

Most pins are I/O pins that can be used as inputs, outputs, or bidirectional pins. There are some dedicated input pins, but all macrocells have internal feedback, allowing the pin to be used as an input if the macrocell signal is not needed externally.

The key to being able to make effective use of these devices lies in the interconnect schemes used. Because of the use of programmable interconnections, the productterm arrays have been decoupled from the switch matrix, the macrocells, and the I/O pins. This provides much greater flexibility, and allows designs to be placed and routed efficiently and quickly.

The internal architecture is such that all signals incur the same delays, regardless of routing. This means that the performance of a design is design-independent, and is known before the design is even begun.

The PAL Blocks

The PAL blocks can be viewed as independent PAL devices on the chip. This provides for logic functions that need the complete interconnect that a PAL device provides. The PAL blocks communicate with each other only through the switch matrix.

Each PAL block contains a product-term array, a logic allocator, macrocells, and I/O cells. The product-term array generates the basic logic, although the number of product terms per macrocell is variable. The logic allocator distributes the product terms to the macrocells. This allows the distribution of product terms as required by the design. The macrocell configures the signal, and the I/O cell delivers the final signal to the output pin.

The Switch Matrix

The switch matrix takes all dedicated inputs, I/O feedback signals, and buried feedback signals and routes them as needed to the various PAL blocks. Feedback signals that only return to the same PAL block still go through the switch matrix. This provides a way for the PAL blocks to communicate with each other with consistent, predictable delays. It is the switch matrix which makes the MACH devices more than just multiple PAL devices on a single chip.

For designs that consist of smaller functional units that are connected together, the PAL blocks provide the routing software with local full connectivity for each unit, connected by the switch matrix. For designs that are larger in scope, the switch matrix allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into the PAL blocks through the switch matrix so that the designer does not have to be concerned with the internal organization.

The Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the switch matrix, and are provided in both true and complement forms for efficient logic implementation.

Because the number of product terms allocated to each macrocell is not fixed, the full sum of products is not realized in the array. The product terms drive the logic allocator, which allocates the product terms to the appropriate macrocells.

In addition to product terms for use in generating logic, product terms are also provided for clock, asynchronous reset, asynchronous preset, and output enable controls for each output macrocell.

The Logic Allocator

The logic allocator (Figure 14) is a block within which different product terms are allocated to the appropriate macrocells in groups of four product terms called "product term clusters". The availability and distribution of product term clusters is automatically considered by the software as it places and routes functions within the PAL block. The size of the product term clusters has been designed to provide high utilization of product terms. Complex functions using many product terms are possible. Yet when functions use few product terms, there will be a minimal number of unused-or wasted-product terms left over.

The product term clusters do not "wrap" around the logic block. This means that the macrocells at the ends of the block have fewer product terms available. Please refer to the individual product data sheets for details.

The Macrocell

There are two types of macrocell in the MACH215: output macrocells and input macrocells. The output macrocell takes the logic of the device and provides it to I/O pins and/or provides feedback for additional logic generation. The input macrocell allows I/O pins to be configured as registered or latched inputs.

The output macrocell (Figure 15) can generate registered or combinatorial outputs. In addition, a transparent-low latched configuration is provided. If used, the register can be configured as a T-type or a D-type flipflop. Register and latch functionality is defined in Table 12. Programmable polarity and the T-type flip-flop both give the software a way to minimize the number of product terms needed. These choices can be made automatically by the software when it fits the design into the device.

Table	12.	Register	/Latch	Operation

Configuration	D/T	CLK/LE*	Q+
D-Register	X 0 1	0, 1, ↓ (↑) ↑ (↓) ↑ (↓)	Q 0 1
T-Register	X 0 1	0,1, ↓ (↑) ↑ (↓) ↑ (↓)	a ala
Latch	0 1 0 1	0 (1) 0 (1) 1 (0) 1 (0)	0 1 Q Q

*Polarity of CLK/LE can be programmed.

The output macrocell sends its output back to the switch matrix, via internal feedback, and to the I/O cell. The feedback is always available regardless of the configuration of the I/O cell. This allows for buried combinatorial or registered functions, freeing up the I/O pins for use as inputs if not needed as outputs. The basic output macrocell configurations are shown in Figure 16.

The clock/latch-enable for each individual output macrocell can be driven by one of four signals. Two of the signals are provided by the global clock pin CLK_0/LE_0 ; either polarity may be chosen. The other two signals come from a product term provided for each output macrocell. Either polarity of the logic generated by the product term can be chosen. The global clock pin is also available as an input, although care must be taken when a signal acts as both clock and input to the same device.

Each individual output macrocell also has a product term for asynchronous reset and a product term for asynchronous preset. This means that any register or latch may be reset or preset without affecting any other register or latch in the device. The functionality of the flip-flops with respect to initialization is illustrated in Table 13.

AR	AP	CLK/LE	Q+
0	0	х	See Table 12
0	1	х	1
1	0	х	0
1	1	х	0

The input macrocell (Figure 17) consists of a flip-flop that can be used to provide registered or latched inputs. The flip-flop can be clocked by either polarity of one of the two global clock/latch-enable pins.

No reset or preset is provided for these flip-flops. If combinatorial inputs are desired, this macrocell is not used, and the feedback from the I/O pin is used directly. Both the I/O pin feedback and the output of the input register or latch are always available to the switch matrix.

Possible input macrocell configurations are shown in Figure 18.





Figure 14. Product Term Clusters and the Logic Allocator





The I/O cell (Figure 19) provides a three-state output buffer. The three-state control is provided by an individual product term for each I/O cell. Depending on the logic programmed onto this product term, the I/O pin can be configured as an output, an input, or a bidirectional pin. The feedback from the I/O pin is always available to the switch matrix, regardless of the state of the output buffer or the output macrocell.

Register Preload

All registers on the MACH devices can be preloaded from the I/O pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Observability

In addition to the control offered by preload, testing requires observability of the internal state of the device following a sequence of vectors. The MACH devices offer an observability feature that allows the user to send hidden buried register values to observable output pins.

For macrocells that are configured as combinatorial, the observability function suppresses the selection of the combinatorial output by forcing the macrocell output multiplexer into registered output mode. The observability function allows observation of the associated registers by overriding the output enable control and enabling the output buffer.

Power-up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. The actual values of the outputs of

the MACH devices will depend on the configuration of the macrocell. The Vcc rise must be monotonic and the reset delay time is $10 \ \mu$ s maximum.

Security Bit

A security bit is provided on the MACH devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit, but test vectors containing preload can be used independently of the security bit. The bit can only be erased in conjunction with the array during an erase cycle.

Programming and Erasing

The MACH devices can be programmed on standard logic programmers. They may also be erased to reprogram a previously configured device with a new program. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The MACH devices offer a very high level of built-in quality. The fact that the device is erasable allows direct

verification of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The MACH devices are fabricated with AMD's advanced electrically-erasable floating-gate 0.8-µm CMOS technology. This provides the devices with performance and power consumption that are unmatched in the industry. The floating gate cells rely on Fowler-Nordheim tunneling to charge the gate, and have long proven their endurance and reliability. 20-year data retention is provided over operating conditions when devices are programmed on approved programmers.

The substrate of these devices is grounded, providing for a more efficient circuit. In addition, this provides substrate clamp diodes at all inputs, making them more immune to noisy input signals.

Input and I/O pins all have built-in pull-up resistors that provide a default input value when a pin is disconnected, although it is recommended that unused pins be tied HIGH or LOW.







Figure 16. Output Macrocell Configurations














COM'L: -12/15/20

MACH215-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

- 📕 44 Pins
- 32 Output Macrocells
- 32 Input Macrocells
- Product terms for:
 - individual flip-flop clock
 - individual asynchronous reset, preset
 - individual output enable

- 67 MHz f_{MAX} Commercial *
- 38 Inputs with pull-up resistors
- 32 Outputs
- 64 Flip-flops
- 4 "PAL22RA8" blocks with buried macrocells
- Pin-compatible with MACH110, MACH210

12 ns tpp

GENERAL DESCRIPTION


The MACH215 is a member of AMD's high-performance EE CMOS MACH device family. This device has approximately three times the capability of the popular PAL20RA10 at an equal or better speed with a lower cost per macrocell.

The MACH215 consists of four PAL blocks interconnected by a programmable switch matrix. The four PAL blocks are essentially "PAL22RA8" structures complete with product-term arrays and programmable macrocells, individual register control product terms, and input registers. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. The MACH215 has two kinds of macrocell: output and input. The MACH215 output macrocell provides registered, latched, or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. Each macrocell has its own dedicated clock, asynchronous reset, and asynchronous preset control. The polarity of the clock signal is programmable. All output macrocells can be connected to an I/O cell.

The MACH215 has dedicated input macrocells which provide input registers or latches for synchronizing input signals and reducing setup time requirements.

Advanced Micro Devices


BLOCK DIAGRAM



16751A-001B

CONNECTION DIAGRAM Top View

PLCC/CQFP



Pin Designations

CLK/I	Clock or Input
GND	Ground
1.	Input
I/O	Input/Output
Vcc	Supply Voltage

MACH215-12/15/20

FUNCTIONAL DESCRIPTION

The MACH215 consists of four asynchronous PAL blocks connected by a switch matrix. There are 32 I/O pins and 4 dedicated input pins feeding the switch matrix. These signals are distributed to the four PAL blocks for efficient design implementation. There are also two additional global clock pins that can be used as dedicated inputs. This device provides two kinds of macrocell: output macrocells and input macrocells. This adds greater logic density without affecting the number of pins.

The PAL Blocks

Each PAL block in the MACH215 (Figure 20) contains a 64-product-term array, a logic allocator, 8 output macrocells, 8 input macrocells, and 8 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22RA8" with 8 input macrocells. All flip-flops within the device can operate independently.

The Switch Matrix

The MACH215 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 8 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

The Product-term Array

The MACH215 product-term array consists of 32 product terms for logic use and 32 product terms for generating macrocell control signals.

The Logic Allocator

The logic allocator in the MACH215 takes the 32 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 14 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 20 for cluster and macrocell numbers.

Output Macrocell	Available Clusters
Mo	Co, C1
M1	Co, C1, C2
M2	C1, C2, C3
M3	C2, C3, C4
M4	C3, C4, C5
M5	C4, C5, C6
M6	C5, C6, C7
M7	C6, C7

Table 14. Logic Allocation

The Macrocell

The MACH215 has two types of macrocell: output and input. The output macrocells can be configured as either registered, latched, or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured with or without the flip-flop. The registers can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select either polarity of one of two clock/gate sources: a dedicated product term and a global clock pin. The registers can therefore be clocked on either edge of the clock signal. The latch can hold its data when the gate input is LOW, and be transparent when the gate input is HIGH; or the opposite relationship can be used. The flip-flops can also be asynchronously initialized with the individual asynchronous reset and preset product terms.

The input macrocells can be used to register or latch the input signal. The clock or latch enable can be driven by either polarity of either of the two global clock/latch-enable pins.

The I/O Cell

The I/O cell in the MACH215 consists of a three-state output buffer. The three-state buffer is controlled by a separate product term. This choice makes it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus. The choice can be made independently for each pin.




Figure 20. MACH215 PAL Block

MACH215-12/15/20

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc +0.5 V
DC Output or	
I/O Pin Voltage	–0.5 V to Vcc +0.5 V
Static Discharge Voltage	2001 V
Latchup Current	
$(T_A = 0^{\circ}C \text{ to } +75^{\circ}C)$	200 mA

Stresses above those listed under Absolute Maximum

OPERATING RANGES Commercial (C) Devices

Temperature (T _A) Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, \text{ V}_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, \text{ Vcc} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL} (\text{Note 1})$		0.5	V
Vih	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)		0.8	V
Ін	Input HIGH Leakage Current	V _{IN} = 5.25 V, Vcc = Max. (Note 3)		10	μA
l IL	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 3)		-100	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. V _{IN} = V _{IH} or V _{IL} (Note 3)		10	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 3)		-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max. (Note 4)	-30	-160	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) Vcc = Max., f = 0 MHz		180	mA

CAPACITANCE (Note 5)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	Vcc = 5.0 V, T _A = 25°C,	6	pF
Солт	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Notes:

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

- V_{out} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified 5. where capacitance may be affected.

^{1.} Total lot for one PAL block should not exceed 128 mA.

^{4.} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter	HING CHARACTERISTICS over COMMERCIAL		-1		-1		-2				
Symbol	Parameter Description				Min.	Max.	Min.	Max.	Min.	Max	Unit
tPD	Input, I/O, c (Note 2)	Input, I/O, or Feedback to Combinatorial Output (Note 2)			3	12	3	.15	4	20	ns
	Sotup Time	from Input, I/O, or		D-type	5		6		8		ns
tsa	Feedback to Product Term Clock T-type			T-type	6		7		9		ns
tha	Register Da	ata Hold Time Using	Product Term	Clock	5		6		8		ns
tcoa	Product Te	rm Clock to Output (Note 3)		4	14	4	18	5	22	ns
twla	Product Te	rm, Clock Width		LOW	8		9		12		ns
tw HA			_	HIGH	8		9		12		ns
	Maximum	External Feedback	1/(tsa + tcoa)	D-type	52.6		41.7		33.3		MHz
	Frequency Using			T-type	50		40		32.2		MHz
fмаха	Global			D-type							MHz
	Clock	Internal Feedback	(ÎCNTA)	T-type							MHz
	(Note 3)	No Feedback	1/(twla + twi	IA)	62.5		55.6		41.7		MHz
	Setup Time	from Input, I/O,		D-type	7		10		13		ns
tss		k to Global Clock		T-type	8		11		14		ns
tHS	Register Da	ata Hold Time Using	Global Clock		0		0		0		ns
tcos	Global Clock to Output (Note 3)				2	8	2	10	3	12	ns
twLs		Global Clock Width		LOW	6		6		8		ns
twns	Global Cloc			HIGH	6		6		8		ns
				D-type	66.7		50		40		MHz
	Maximum Frequency	External Feedback		T-type	62.5		47.6	•	38.5		MHz
f MAXS	Using			D-type	76.9		66.6		47.6		MHz
	Global Clock	Internal Feedback (T-type	71.4		55.5		43.5		MHz
	(Note 3)	No Feedback	1/(twLs + twH		83.3		83.3		62.5		MHz
tsla		from Input, I/O, k to Product Term G	iate		5		6		8		ns
thla	1 1 100	Hold Time Using Pro		ck	5		6		8		ns
tgoa	Product Te	rm Gate to Output (N	Note 2)			16		19		22	ns
tgwa		rm Gate Width LOW or HIGH transparent)		sparent)	8		9		12		ns
tsls	Setup Time	from Input, I/O, or F	eedback to Gl	obal Gate	7		10		13		ns
thls	Latch Data Hold Time Using Global Gate			0		0		0		ns	
tgos	Gate to Output (Note 3)				10		11		12	ns	
tgws	Global Gate Width LOW (for LOW transparent) or HIGH (for HIGH transparent)			6		6		8		ns	
t PDL	Input, I/O, or Feedback to Output Through Transparent Input or Output Latch				14		17		22	ns	
tsin		ter Setup Time			2		2		2		ns
thin		ter Hold Time			2		2		2		ns
tico		ter Clock to Combin	atorial Output			14		17		22	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1) (Continued)

Parameter			-1	2		-15		-20		
Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tics	Input Register Clock to Output Regist	er Setup	D-type	9		12		15		ns
	Т		T-type	10		14		17		ns
twici.	Innut Desister Cleak Midth		LOW	6		6		8		ns
twich	Input Register Clock Width		HIGH	6		6		8		ns
f MAXIR	Maximum Input Register Frequency	1/(twici	+ twicн)	83.3		83.3		62.5		MHz
tsı∟	Input Latch Setup Time			2		2		2		ns
tHi∟	Input Latch Hold Time			2		2		2		ns
tigo	Input Latch Gate to Combinatorial Ou	tput			14		17		22	ns
tigol	Input Latch Gate to Output Through Transparent Output Latch				16		19		24	ns
t slla	Setup Time from Input, I/O, or Feedback Through Transparent Input Latch to Product Term Output Latch Gate			7		8		10		ns
tigsa	Input Latch Gate to Output Latch Setup Using Product Term Output Latch Gate			7		8		10		ns
tslls	Setup Time from Input, I/O, or Feedba Transparent Input Latch to Global Ou			9		12		15		ns
tigss	Input Latch Gate to Output Latch Setu Output Latch Gate	up Using	Global	9		12		15		ns
twigz	Input Latch Gate Width LOW			6		6		8		ns
t PDLL	Input, I/O, or Feedback to Output Thre Input and Output Latches	ough Tra	nsparent		16		19		24	ns
tar	Asynchronous Reset to Registered or	Latched	Output		16		20		25	ns
tarw	Asynchronous Reset Width (Note 3)			12		15		20		ns
tarr	Asynchronous Reset Recovery Time (Note 3)			8		10		15		ns
tap	Asynchronous Preset to Registered or Latched Output				16		20		25	ns
tapw	Asynchronous Preset Width (Note 3)			12		15		20		ns
tapr	Asynchronous Preset Recovery Time (Note 3)			8		10		15		ns
tea	Input, I/O, or Feedback to Output Ena	ble (Not	e 2)	2	12	2	15	3	20	ns
ten	Input, I/O, or Feedback to Output Disa	able (Not	e 2)	2	12	2	15	3	20	ns

Notes:


See Switching Test Circuit, page 112, for test conditions.
 Parameters measured with 16 outputs switching.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.


GENERAL INFORMATION

Switching Waveforms	110
fMax Parameters	113
Approximating Actual Application Supply Current	114
Endurance Characteristics	117
Input/Output Equivalent Schematics	117
Power-Up Reset	118
Using Preload and Observability	119
Development Systems	120
Approved Programmers	122
Programmer Socket Adapters	123
Physical Dimensions	125

SWITCHING WAVEFORMS




- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-4 ns typical.




- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-4 ns typical.

KEY TO SWITCHING WAVEFORMS



KS000010-PAL

SWITCHING TEST CIRCUIT



			Comn	Commercial		tary	Measured
Specification	S1	CL	R ₁	R ₂	R ₁	R ₂	Output Value
tpd, tco	Closed						1.5 V
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	35 pF	300 Ω	390 Ω	390 Ω	750 Ω	1.5 V
ter	H → Z: Open L → Z: Closed	5 pF					$\label{eq:Hamiltonian} \begin{split} H &\rightarrow Z: V_{OH} - 0.5 V \\ L &\rightarrow Z: V_{OL} + 0.5 V \end{split}$

fMAX PARAMETERS


The parameter fMAX is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, fMAX is specified for three types of synchronous designs.

The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals (ts + tco). The reciprocal, fmax, is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This fmax is designated "fmax external".

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This f_{MAX} is designated "f_{MAX} internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called "f_{CNT}". The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time (ts + tH). However, a lower limit for the period of each fMAX type is the minimum clock period (twH + twL). Usually, this minimum clock period determines the period for the third fMAX, designated "fMAX no feedback".

For devices with input registers, one additional f_{MAX} parameter is specified: f_{MAXIR}. Because this involves no feedback, it is calculated the same way as f_{MAX} no feedback. The minimum period will be limited either by the sum of the setup and hold times ($t_{SIR} + t_{HIR}$) or the sum of the clock widths ($t_{WICL} + t_{WICH}$). The clock widths are normally the limiting parameters, so that f_{MAXIR} is specified as 1/($t_{WICL} + t_{WICH}$). Note that if both input and output registers are use in the same path, the overall frequency will be limited by t_{ICS}.

All frequencies except fMAX internal are calculated from other measured AC parameters. fMAX internal is measured directly.



APPROXIMATING ACTUAL APPLICATION SUPPLY CURRENT

The specifications for a MACH device give the worst-case supply current while the device is static. Dynamic operation is also important, especially on large devices like this that have many signals. However, using simple lcc vs Frequency curves is difficult, since there is great variation in behavior between a few outputs switching and all outputs switching. In addition, real-life devices have outputs that switch at different frequencies, making it difficult to assess an actual frequency for the device as a whole. Breaking the current down into its components gives a much more accurate result than trying to define a "typical" pattern.

The following formula gives you a way to approximate the actual supply current that your application will require. It is not necessary to go through all of the calculations if you do not desire to. Each component is independent, and only those components you are concerned with need be calculated.

Note that the concept of frequency used below is a little different from that normally discussed with PLDs: it generally does not refer to the clock frequency. The frequency of each individual signal must be considered, since in most designs, the different signals operate at widely differing frequencies. In many cases, a signal is not even periodic. In that case, an approximation as to the "average" frequency should be made.

There are six new parameters that are used in this formula. Values for the parameters for each product are given at the end of each individual data sheet. Note that they are typical numbers, and are not tested. The new parameters are:

- *Icco* The base static *Icc* at 25°C and 5.0 V Vcc, in mA.
- *ii* The incremental current for a single input switching, but not driving logic, in μA/MHz.
- is The incremental current for each PAL block that an input or feedback signal drives, in µA/MHz.
- io The incremental current for a single output switching an unloaded output, but not driving feedback logic, in μA/MHz.
- iv The current change due to changes in Vcc, in %/V.
- *iπ* The change in current due to changes in temperature, in %/°C.

The following components of the total current are considered:

- the basic DC current, Icco
- the AC components for the inputs
- the AC components for the outputs
- Vcc derating
- temperature derating
- the output load

Calculating the AC Components

The AC components are a result of inputs and outputs switching.

Contribution of inputs

The incremental current due to a switching input or buried feedback signal *x* can be calculated as:

 $i_{IX} = (i_I + N_{BX} i_B) f_{IX}$

where

ilx is the total incremental current for input x

 N_{BX} is the number of PAL blocks that input x drives

 f_{lx} is the average frequency of input x (not the clock frequency)

The number of blocks driven by an input, also known as the block fanout, can be determined from the MACH Report generated by the MACH Fitter after the design has been successfully fit. The fanout for each individual input is in the "Blocks" column on the far right of the "Signals—Tabular Information" table. Each block that the input drives is listed here. Note that with some devices you may see blocks in this list that you would not expect from the logic equations and signal placement. This is a normal part of the fitting process, and does not affect the logic in any way, but should be accounted for in the current calculation.

The current is calculated for each switching input and buried feedback signal; the results for each input should be summed to give the total incremental current due to switching inputs:

$$inputs & buried \\ i_{IT} = \sum_{x} i_{Ix}$$

A short-cut calculation is also possible if you can determine an "average" frequency that you can apply to all inputs, and if you can tolerate less accuracy than that given by the calculation above. Given such a single average frequency f_A , you can estimate the input contribution to current with the calculation

$$i_{IT} = (N_I i_I + N_{TBF} i_B) f_A$$

where

N/ is the number of inputs used

NTBF is the total block fanout

The total block fanout is listed in the MACH Report that the AMD Fitter generates, just before the "Signals— Tabular Information" table. It is simply the sum of all the fanouts of the individual inputs.

An example of the part of the report that gives fanout information follows.

AMD

```
Wiring Completion: 100% -> (
                                 0 nc)
> INFORMATION F058 - Total Block Fanout (All Signals) *: 40
***Signals - Tabular Information
                                                    Logic
   Signal
               #
                     P/N #
                              (Loc)
                                          Туре
                                                            # PT
                                                                    Blocks
    CLK1
               1
                      35
                              т
                                - 5
                                       clock pin
                                                                      . . .
   COUNT
               2
                      13
                              Ι
                                 2
                                          input
                                                                      .AB
    LOAD
               3
                              Ι
                      10
                                 0
                                          input
                                                                      .AB
```

In this example, N_{TFB} is 40 for the short-cut calculation. If input contributions are to be considered individually, then N_B for inputs COUNT and LOAD is 2, since both inputs drive blocks A and B. So out of the total fanout of 40, COUNT and LOAD account for 4.

Contribution of outputs

The incremental current for an output y is calculated as

where

ioy is the incremental current for output y

 f_{Oy} is the average frequency at which output y is switching (not the clock frequency)

This is calculated for each switching output; the results for each output should be summed to give the total incremental current due to switching outputs:

$$i_{OT} = \sum_{y}^{Outputs} i_{Oy}$$

The total AC current under nominal conditions (5.0 V Vcc, 25°C, 35-pF load) is then

Derating for Vcc

The current will change with applied Vcc. To estimate the current at a given applied Vcc (V_a), calculate the following:

 $I_{CCV} = I_{CCN} [1 + i_V (V_a - 5.0 V)]$

where

lccv is the total dynamic current derated only for Vcc

Derating for Temperature

To estimate the current at an applied temperature T_{a} , calculate the following:

 $I_{CCT} = I_{CCN} [1 + i_T (T_a - 25^{\circ}C)]$

 $I_{CCVT} = I_{CCV} [1 + i_T (T_a - 25^{\circ}C)]$

or

where

lccr is the total current derated only for temperature

Iccvr is the total current derated for both Vcc and temperature

Note that ir will be a negative number, since current increases as temperature decreases.

Calculating the Load Current

A load may have both capacitive and resistive portions, both of which draw current.

Capacitive load contribution

The dynamic current of a purely capacitive output load on an output *w* can be calculated as:

iclw = CLwVswfow

where

icLw is the incremental current due to the capacitive load on output *w*

C_{Lw} is the amount of capacitance on output w

Vsw is the voltage swing of output w

fow is the average frequency at which output *w* is switching (not the clock frequency)

Resistive load contribution

If there is a resistive component to the load, then there will be a current component that can be calculated as follows for an output *w* with a single resistor:

$$i_{RLw} = K_{DCw} \frac{V_o}{R_w}$$

where

 i_{RLw} is the current due to the resistive load on output w

 ${\it K_{DCw}}$ is the average duty cycle for output wbeing HIGH in the case of a resistor to ground, or LOW in the case of a resistor to V_{CC}

 V_O is V_{OH} in the case of a resistor to ground, or V_{OL} in the case of a resistor to V_{CC}

Rw is the value of the terminating resistor on output w

If there is a resistor network with Thévenin equivalent resistance R_{eq} and voltage V_{eq} , then the current can be calculated as:

$$i_{RLw} = \frac{K_{DCH} \left(V_{OH} - V_{eq} \right) + \left(1 - K_{DCH} \right) \left(V_{eq} - V_{OL} \right)}{R_{eq}}$$

where

K_{DCH} is the average duty cycle for output w being HIGH

The total current due to the load is then

$$i_{LT} = \sum_{W}^{outputs} i_{CLW} + i_{RLW}$$

Load currents can be derated for temperature, but the behavior of the load with temperature may not be available.

Summary

To get the best approximation of supply current, two fundamental components must be added: current drawn by the chip, and current drawn by the load. The former is a combination of static current and dynamic current from inputs and outputs switching. The latter is a function of the voltage swing and the kind of load. The sum of the two should give a reasonable idea of the actual supply current requirements for your application.


ENDURANCE CHARACTERISTICS

The MACH 1 and MACH 2 families are manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.


Parameter Symbol	Parameter Description	Min.	Units	Test Conditions
•	Min Dettorn Date Detention Time	10	Years	Max. Storage Temperature
tDR	Min. Pattern Data Retention Time	20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

Endurance Characteristics

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Input



Output

*Pull-up resistor circuit on MACH220 and MACH215 only


12197-013A

POWER-UP RESET

The MACH devices have been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- 2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Max. Unit
tPR	Power-Up Reset Time	10 μs
ts Input or Feedback Setup Time		See
twL Clock Width LOW		Switching Characteristics



12350-024A

Power-Up Reset Waveform

USING PRELOAD AND OBSERVABILITY

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.


In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.

While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 21. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 22. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence. but should first be restored to a known state.






Figure 22. Combinatorial Latch

14051F-022A

DEVELOPMENT SYSTEMS (subject to change)

For more information on the products listed below, please consult the AMD FusionPLD catalog.

MANUFACTURER	SOFTWARE DEVELOPMENT SY	
Advanced Micro Devices, Inc. 901 Thompson Place MS 1028 Sunnyvale, CA 94088-3543 (800) 222-9323 or (408) 732-2400	PALASM 4 Software MACH Libraries and Interface to OrCAD/SDT [™] III Software (Optional) (Note 2)	MACH110: Rev. 1.0 MACH120: Rev. 1.4 MACH120: Rev. 1.4 MACH210: Rev. 1.2 MACH210: Rev. 1.1 MACH215: Rev. 1.5 MACH220: Rev. 1.5 MACH230: Rev. 1.4
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	ComposerPLD [™] Option (Requires SmartPart™ MACH Fitter) SystemPGA™	MACH110: Future MACH120: Future MACH130: Future MACH210: Future MACH215: Future MACH215: Future MACH230: Future
Capilano Computing 960 Quayside Dr., Suite 406 New Westminster, B.C. Canada V3M 6G2 (800) 444-9064 or (604) 552-6200	MacABEL™ Software (Requires SmartPart MACH Fitter)	MACH110: Rev. 4.11 MACH120: Rev. 4.11 MACH130: Rev. 4.11 MACH210: Rev. 4.11 MACH215: Future MACH215: Future MACH220: Rev. 4.12 MACH230: Rev. 4.11
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	ABEL™ Software (Requires SmartPart MACH Fitter)	MACH110: Rev. 4.12 MACH120: Rev. 4.12 MACH130: Rev. 4.12 MACH210: Rev. 4.12 MACH215: Rev. 4.12 MACH215: Rev. 4.12 MACH220: Rev. 4.12
ISDATA GmbH Daimlerstr. 51 W7500 Karlsruhe 21 Germany 0721/75 10 87 (206) 863-8447 (SMS North America)	LOG/iC™ Software (Requires MACH Fitter)	MACH110: Rev. 3.4 MACH120: Future MACH130: Rev. 3.4 MACH210: Rev. 3.4 MACH215: Future MACH220: Future MACH230: Future
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-0967	CUPL™ Software	MACH110: Rev. 4.2A MACH120: Rev. 4.3 MACH130: Rev. 4.2A MACH210: Rev. 4.2A MACH215: Future MACH215: Future MACH220: Future MACH230: Rev. 4.3
Mentor Graphics Corp. 8005 S.W. Beckman Rd. Wilsonville, OR 97070-777 (800) 345-2308	PLDSynthesis™	MACH110: Future MACH120: Future MACH130: Future MACH210: Future MACH215: Future MACH220: Future MACH230: Future
MINC Incorporated 6755 Earl Drive, Suite 200 Colorado Springs, CO 80918 (719) 590-1155	PGADesigner™ Software	MACH110: Rev. 2.1A MACH120: Rev. 3.0 MACH130: Rev. 2.1A MACH210: Rev. 2.1A MACH215: Future MACH215: Future MACH220: Rev. 3.0 MACH230: Rev. 3.0
OrCAD 3175 N.W. Aloclek Dr. Hillsboro, OR 97124 (503) 690-9881	Programmable Logic Design Tools Schematic Design Tool	MACH110: Rev. IV MACH120: Future MACH130: Future MACH210: Rev. IV MACH215: Future MACH220: Future MACH230: Future
Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 442-4660 or (504) 480-0881	ViewPLD Synthesis (Requires SmartPart MACH Fitter)	MACH110: Available MACH120: Available MACH130: Available MACH210: Available MACH215: Future MACH220: Available MACH230: Available

DEVELOPMENT SYSTEMS (subject to change) (Continued)

MANUFACTURER	BOARD-LEVEL SIMULATIC	N PACKAGE
Aldec Company, Inc. 3525 Old Conejo Rd., Suite 111 Newbury Park, CA 91320 (805) 499-6867	SUSIE™	MACH110: Rev. 6.1 MACH120: Future MACH130: Rev. 6.1 MACH210: Rev. 6.1 MACH215: Future MACH220: Future MACH220: Rev. 6.1
Cadence Design Systems 555 River Oaks Pkwy San Jose, CA 95134 (408) 943-1234	Models available through Lo	ogic Modeling
Logic Modeling 19500 NW Gibbs Dr. P.O. Box 310 Beaverton, OR 97075 (503) 690–6900	SmartModel [®] Library	MACH110: Available MACH120: Available MACH130: Available MACH210: Available MACH215: Future MACH220: Available MACH230: Available
OrCAD 3175 N.W. Alociek Dr. Hillsboro, OR 97124 (503) 690-9881	Digital Simulation Tools (Requires OrCAD/MOD)	MACH110: Rev. 4.03 MACH120: Future MACH130: Future MACH210: Rev. 4.03 MACH215: Future MACH220: Future MACH230: Future
Productivity Through Automation Corp. 175 Southfield Rd. Concord, MA 01742 (508) 371-9881	VERMOD (JEDEC-to-Verilog translator)	MACH110: Available MACH120: Available MACH130: Available MACH210: Available MACH215: Future MACH220: Available MACH220: Available
Teradyne EDA 321 Harrison Ave. Boston, MA 02118 (800) 777-2432 or (617) 422-2793	MultiSIM Interactive Simulator LASAR	MACH110: Future MACH120: Future MACH130: Future MACH210: Future MACH215: Future MACH220: Future MACH230: Future
Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, MA 01752 (800) 442-4660 or (504) 480-0881	ViewSim Models available through L	ogic Modeling
MANUFACTURER	TEST GENERATION SYSTEM	
Acugen Software, Inc. 427-3 Amherst St., Suite 391 Nashua, NH 03063 (603) 891-1995	ATGEN™ Test Generation Software	MACH110: Available MACH120: Available
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	Contact Data I/	þ

Advanced Micro Devices is not responsible for any information relating to the products of third parties. The inclusion of such information is not a representation nor an endorsement by AMD of these products.

Notes:

Contact manufacturer for support of devices not listed for that manufacturer.
 Supports only rev. 3.22 of OrCAD/SDT III.

APPROVED PROGRAMMERS (subject to change)

MANUFACTURER	Incts listed below, please consult the AMD FusionPLD catalog. PROGRAMMER CONFIGURATION		
Advanced Micro Devices 901 Thompson Pl. Sunnyvale, CA 94088 (800) 222-9323 or (408) 732-2400	LabPro™ (Note MACH110: Re MACH120: Re MACH210: Re	v. 1.2 v. 1.3 v. 1.3	
Advin Systems, Inc. 1050-L East Duane Ave. Sunnyvale, CA 94086 (408) 243-7000	U40 MACH110: Rev. 10.10 MACH120: Rev. 10.21 MACH130: Rev. 10.10 MACH210: Rev. 10.10 MACH230: Rev. 10.22	U84 MACH110: Rev. 10.10 MACH120: Rev. 10.21 MACH130: Rev. 10.21 MACH210: Rev. 10.21 MACH230: Rev. 10.39	
BP Microsystems 10681 Haddington, Suite #190 Houston, TX 77043 (800) 225-2102 or (713) 461-9430	CP-1128/PLD-1128 (Note 1) MACH110: Rev. 1.55 MACH120: Rev. 1.86 MACH130: Rev. 1.86 MACH210: Rev. 1.86 MACH220: Rev. 1.94 MACH230: Rev. 1.94		
Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (800) 332-8246 or (206) 881-6444	UniSite [™] (Note 2) MACH110: Rev. 3.2 MACH120: Rev. 3.6 MACH130: Rev. 3.4 MACH210: Rev. 3.3 MACH215: Rev. 3.8x MACH220: Rev. 3.8x MACH220: Rev. 3.6x MACH230: Rev. 3.6 Model 2900 MACH110: Rev. 1.2 MACH130: Rev. 1.9 MACH210: Rev. 1.4 Model 29 (Note 1) LogicPat ^M 303A–011A MACH110: V14 MACH210: V15	Family-Pinout Codes: MACH110: 17F-0BD MACH120: 1F1-1F1 MACH130: 194-0F6 MACH210: 194-0C1 MACH230: 194-0F2 MACH110: 7F-BD MACH130: 194-0F6 MACH210: 94-C1	
Logical Devices Inc. 1201 E. Northwest 65th Pl. Fort Lauderdale, FL 33309 (800) 331-7766 or (305) 974-0967	ALLPRO TM (Note 1) MACH110: Rev. 2.1 MACH210: Rev. 2.1	ALLPRO88 MACH110: Rev. 2.1 MACH210: Rev. 2.1 MACH130: Rev. 2.1B MACH230: Rev. 2.1B	
Micropross Parc d'Activite des Pres 5, rue Denis-Papin 59650 Villeneuve-d'Ascq, France (20) 47.90.40	Contact Manufac	turer	
SMS North America, Inc. 16522 NE 135th Place Redmond, WA 98052 (800) 688-3122 or (214) 233-3122 or SMS Im Morgental 13 D-8994 Hergatz, Germany 07522-5018	Expert MACH110: Rev. MACH130: Rev. MACH210: Rev. MACH230: Rev.	1/92 1/92	

Notes:

Requires socket adapter.
 Requires 12 pin driver boards.

.


APPROVED PROGRAMMERS (subject to change) (Continued)

MANUFACTURER	PROGRAMMER CONFIGURATION	
Stag Microsystems Inc. 1600 Wyatt Dr. Suite 3 Santa Clara, CA 95054 (408) 988-1118 or Stag House Martinfield, Welwyn Garden City Herfordshire UK AL7 1JT 707-332148	ZL30A (Note 1) MACH110: Rev. 30A45	Family-Pinout Codes: MACH110: 25253
System General 244 S. Hillview Dr. Milpitas, CA 95035 (408) 263-6667 or 3F, No. 1, Alley 8, Lane 45 Bao Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005	MACH110: Re MACH210: Re	


PROGRAMMER SOCKET ADAPTERS (subject to change)

MANUFACTURER	PART NUMBER	
CTI 14425 N. Scottsdale Rd. Suite 300 Scottsdale, AZ 85260 (602) 998-1484	MACH110/210: (44-Pin to 28-Pin) PLCC: PD1065-0	
Emulation Technology 2344 Walsh Ave., Bldg. F Santa Clara, CA 95051 (408) 982–0660	MACH110/210: (44-Pin to 28-Pin) PLCC: AS-44-28-01P-3 CQFP: AS-44-28-01F2-3 MACH130/230: (84-Pin to 28-Pin) PLCC: AS-84-28-01P-6	
Logical Systems 1201 East Fayette St. Syracuse, NY 13210 (315) 478-0722	MACH110/210: (44-Pin to 28-Pin) PLCC: PA-MACH210	
Procon Technologies, Inc. 1333 Lawrence Expwy, Suite 207 Santa Clara, CA 95051 (408) 246-4456	MACH110/210: (44-Pin to 28-Pin) PLCC: 325-044-1221-028A CQFP: 327-044-1121-028A MACH120/220: (68-Pin to 28-Pin) PLCC: 325-068-1221-028A MACH130/230: (84-Pin to 28-Pin) PLCC: 325-084-1221-028A CQFP: 327-084-1121-028A	


PHYSICAL DIMENSIONS* PL 044 44-Pin Plastic Leaded Chip Carrier



PL 068 68-Pin Plastic Leaded Chip Carrier




PHYSICAL DIMENSIONS* PL 084 84-Pin Plastic Leaded Chip Carrier




* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Spacing Centering.


PHYSICAL DIMENSIONS* CFT044 44-Pin Ceramic Top-Brazed Flatpack




* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Spacing Centering.


PHYSICAL DIMENSIONS* Carrier for 44-Pin Top-Brazed Flatpack (CFT044)






CARRIER TOP VIEW






SECTION Y-Y DETAILED CROSS SECTION




CLIP TOP VIEW



SECTION Y-Y DETAILED CROSS SECTION (BOTTOM VIEW)


For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Spacing Centering.


PHYSICAL DIMENSIONS* CFT084 84-Pin Ceramic Top-Brazed Flatpack




* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Spacing Centering.

PHYSICAL DIMENSIONS* Carrier for 84-Pin Top-Brazed Flatpack (CFT084)








CARRIER TOP VIEW



SECTION Y-Y DETAILED CROSS SECTION







CLIP TOP VIEW

* For reference only. All dimensions are measured in inches. BSC is an ANSI standard for Basic Spacing Centering.

MACH[™] Device Design Planning Guide

Jerry Vea, PLD Software Applications Engineer, Advanced Micro Devices, Inc.

1.0 INTRODUCTION

This technical brief provides planning guidelines for a MACH device design that will lead to its successful implementation. The method presented estimates whether logic will fit in a MACH device before the design has been entered.

The tutorial in this brief is an exhaustive device resource analysis. For many designs, an analysis like this is not practical, and instead, a rough estimation of pins, product term clusters (see definition in section 3.2), reset, preset, and tristate resources is used to predict fitting.

- The planning-process overview in discussion 2 introduces you to the differences between planning PAL[®] device designs and MACH-device designs.
- A counter design is used in discussion 3 to illustrate the MACH design planning process.
- Discussion 4 is a summary.
- The appendices provide the complete PALASM[®] 4 software .PDS design file and MACH Fitter report.

As a reader, you should be familiar with the MACH devices and architectures described in the MACH Family Data Book. You should also know how to count/estimate the number of product terms (PTs) in a design.

2.0 DESIGN PLANNING PROCESS OVERVIEW

The MACH design planning process applied in it's full detail differs from a standard PAL device design process as shown in Figure 20.

PAL devices have a universal internal interconnect while MACH devices provide a reduced interconnect through the switch matrix. The block partitioning steps used when you're estimating with a high degree of detail (as in the following tutorial) are not required when estimating a single PAL device design. Note, however, that if multiple PAL devices are used in a design, similar partitioning steps between PAL devices are necessary.

Both the PAL and MACH device planning processes begin with a well-defined high-level design. You analyze and count the resources required for the design and select an appropriate device. Block Partitioning Steps (optional, for detailed planning):

- Once a MACH device is selected, you begin design partitioning by determining which of the partitioning constraints apply to the design.
- Then you place logic into blocks in a way that maximizes common inputs of equations within the blocks without exceeding the limits of block partitioning constraints.
- Lastly, the resources used in each block are counted.

Manual partitioning is discussed in more detail in the MACH Manual Partitioning Technical Brief.


If the block partitioning steps are performed, you can calculate device and block resources precisely, from which an informed decision may be made as to whether the design will fit. If the block partitioning steps aren't performed, a less reliable decision is made using the information gathered in step 3.2.

3.0 PLANNING A MACH-DEVICE COUNTER DESIGN

The following example illustrates the MACH device planning process in detail. The level of detail in your planning process may vary due to individual design styles and time constraints. Since the design must be entered and the software run to guarantee that the design will fit even if the block partitioning steps have been completed, many users skip the block partitioning steps.

3.1 High-Level Design

Planning begins with a high-level definition of the design. Figure 21 illustrates an 8-bit counter that can be parallel-loaded from I/O pins which also output the count value. The counter counts up or down, based on the control bits, and may be reset or preset. The counter output is decoded to generate several pulse and clockdivide outputs (decoded equations are described and shown in the BUSCNTR.PDS design file in Appendix A).



The counter in this design is implemented using T-type flip-flops rather than D-type because T-type flip-flops require fewer PTs for the hold and count states of each counter bit. Since PTs are required for a T flip-flop only when it changes state, and the most significant bits of a counter do not change during most count states, few PTs are used.

Figure 22 identifies the implementation of each bit in the counter. A T-type flip-flop requires only four PTs: one PT each for counting up and counting down, and two PTs

for parallel loading; no PTs are required to hold the macrocell in the same state. In this case, a T-type flip-flop uses less PTs; however, it also reduces the maximum clock frequency of the counter from 76.9 MHz to 71.4 MHz¹.

The count bits are fed back from the counter macrocells via internal feedback and parallel-loaded count values are input via the I/O pins. Each counter macrocell therefore feeds two array inputs simultaneously.

¹ See the MACH Family Data Book for all timing specifications.




Figure 21. Bus Loadable Up/Down Counter with Decoded Outputs

3.2 Determine Resource Requirements/ Select Device

You must count design resource requirements and match these to an appropriate MACH device. Counting the number of pins, clocks, asynchronous resets and presets, and output enables is a straightforward process. Array input utilization cannot be calculated at this point because the design hasn't been partitioned into blocks.

The group of four PTs associated with each macrocell in a MACH device is called a product-term cluster. One cluster is allocated when from one to four PTs are required by an equation. Each counter bit requires four PTs, or one PT cluster.

Two of the decoded outputs, XORXNOR and Pulse 16, each require more than four PTs. Additional clusters of four product terms each are allocated as needed when the 5th, 9th, etc. PTs are used in an equation. At this point, you must decide whether to estimate the number of PTs used by these equations or reduce the equations to the fewest number of PTs and count them². If you can estimate with a high degree of confidence, the detailed calculation of product terms can be eliminated.

One asynchronous reset PT is available per MACH110 block. In this design, the reset input uses more than one product term and requires an additional product-term cluster, which adds an extra feedback delay to it. The output enable and preset inputs use only one product term; additional product-term clusters are not required.

Resource	Used
Pins	24
PT Clusters	2
Clock	1
Reset	1
Preset	1
Output Enable	1
Array Inputs	?

3.2.1 Product-Term Calculations

When planning your own design, an estimation of product-term requirements may be sufficient. As you use these estimations to analyze device utilization, you should account for the minimization of PTs which will be performed during compilation and may result in fewer PTs than you expected.

Note:

This discussion explains PT estimation in detail. However, counting PT resources in your own designs, for example, in a complicated state-machine design written in high-level syntax, may not prove as straightforward. If counting PTs is difficult, or estimation can be done with a high degree of confidence, you should estimate the number of PT clusters used in your design rather than count them.

Optional steps to calculate the number of PTs required by the sample XORXNOR and Pulse 16 equations are shown below. The sample XORXNOR equation is discussed first.

XORXNOR = $((Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5) :+: Q_6)$:*:Q7);

² Because this is a non-trivial task, it is explained in detail under discussion 3.2.1.




Figure 22. Counter Macrocell

To simplify the equation you set the following, then expand XORXNOR into a sum-of-products form as shown below.

Set

$$A = (Q_0 * Q_1 * Q_2 * Q_3 * Q_4 * Q_5)$$

XOR Expansion

 $XORXNOR = (A^*/Q_6 + /A^*Q_6) :*: Q_7$

XORXNOR Expansion

XORXNOR = $(A^*/Q_6 + /A^*Q_6)^*Q_7$ + $(/A + Q_6)^*(A + /Q_6)^*/Q_7$

Sum-of-products form

XORXNOR =
$$A*/Q_6*Q_7$$

+ $A*Q_6*/Q_7$
+ $/A*Q_6*Q_7$
+ $/A*Q_6*Q_7$
+ $/A*/Q_6*Q_7$

/A requires 6 PTs. Therefore, the two latter equations expand into six product terms each.

Since

$$/A = /Q_0 + /Q_1 + /Q_2 + /Q_3 + /Q_4 + /Q_5$$

6 PTs are required for each of the following

/A*Q6*Q7 /A*/Q6*/Q7

The sample XORXNOR equation requires a total of 14 product terms, or four PT clusters. Clearly, terms using XOR and XNOR operators may require many product terms.

Note:

The XORXNOR equation uses more than 12 product terms. Gate splitting and an extra feedback path are required to implement it in a MACH110 device. The maximum clock speed of the counter is reduced if timing-critical signals route through this feedback path.

The Pulse 16 equation is shown next. This equation requires five product terms, or two product-term clusters.

$$Pulse16 = Q_0 * Q_1 * Q_2 * Q_3 * / Q_4 * Q_5 * Q_6$$

- + Q0*Q1*Q2*Q3*Q4*/Q6
- + Q0*Q1*Q2*Q3*/Q5*/Q6
- + Q0*Q1*Q2*Q3*/Q7
- + Q0*Q1*Q2*Q3*Q4*/Q5

3.2.2 Product-Term Cluster Summary

Following are the product-term cluster requirements for this counter design.

Bus counter	9 PT clusters
Decoded outputs	8 + 3 + 1 = 12 PT clusters
Reset	1 PT cluster
Total	22 PT clusters used, 69% of the 32 available

3.2.3 Select a Device

A summary of device-resource requirements for this design is shown below. Based on the 70% recommended utilization guideline, it appears this design will fit in a MACH110 device. The only unknown is the number of array inputs, which will be determined using the block partitioning steps.

MACH Design Planning and Estimating

Resource	Used	MACH110	Utilization
Pins	24	38	63%
PT Clusters	22	32	69%
Clock	1	2	OK
Reset	1	2	ОК
Preset	1	2	ок
Output Enable	1	8	ОК
Array Inputs	?	22 per block	?

3.3 Determine Partitioning Constraints (optional)

Once the device has been selected, you can determine block partitioning constraints. Reset, preset, and output enable signals constrain block partitioning if you use more of the resource than will fit in 1 block. In this design, however, the single reset, preset, and output enable do not constrain logic to a certain block.

The total number of product terms and array inputs used in this design won't fit into one block. Therefore, these resource requirements constrain the partitioning of logic into blocks. A summary of possible partitioning constraints, and those that impact this design, appear next. Note that MACH2XX devices have 7 possible constraints. Pins are a constraint since the user must differentiate between buried and I/O macrocell resources. Macrocells are also a constraint if input registers are used.

In this design, since array inputs and product term clusters are constraints, they will be considered when partitioning the design. The reset, preset, and output enable resources can be ignored.

3.4 Partition Logic into Blocks (optional)

Once partitioning constraints have been determined, the logic can be partitioned into blocks within those constraints so array inputs will be minimized.

To minimize array inputs, equations with similar inputs are placed in the same block. If all equations driven by a signal are in one block, the input signal uses only one array input. An additional array input is needed for each additional block a signal drives.

The block diagram in Figure 21 shows a distinct division of logic between the counter and the output decoder. This helps direct the partitioning process. This design can be partitioned in two ways.

- A. Place the counter in one block and the decoder in the other.
- B. Divide the counter and decoder into bit slices and place half of each into a single block.

Note that the two presets and the ORed reset are not inputs to the output decoder, so grouping the counter logic in one block uses three fewer array inputs than splitting it into two blocks. Therefore, the first partition will be used.

3.5 Count Resources Used, Calculate Utilization (optional)

The constraining resources used in each block (product term clusters and array inputs) are now counted.

3.5.1 Count Resources

Counter-block resources are determined before decoder-block resources because the counter block uses more array inputs than the decoder block (8 extra inputs from counter pins), so the logic is more difficult to place. The following analysis applies to the counter block.

Product-term clusters in counter block

8	Q(70)
<u>+1</u>	carry out
9	

Array inputs in counter block

8*2	IO_Q(70), Q(70)
3	reset, preset1, preset2
<u>+ 2</u>	control signals
21	

Possible Constraints	Used	# Provided in 1 block	Constraint in Counter? (more than will fit in 1 block)
Product-Term Clusters	24	16	Yes
Asynchronous Resets	1	2	No
Asynchronous Presets	1	2	No
Output Enables	1	at least 2	No
Array Inputs	?	22	Yes
Pins (MACH2XX only)	N/A	N/A	N/A
Macrocells (MACH2XX only)	N/A	N/A	N/A

Note:

If the fitting process cannot place all 21 array inputs into this block, they may be reduced in one of the following ways.

- Moving Q[7] to the decoder block reduces array inputs to this block by two. Since it is the counter MSB, it's not used in any other equations within the block. When it's moved to the decoder block, IO_Q[7] and Q[7] drive the decoder block instead of the counter block.
- "ANDing" preset1 and preset2 in the decoder block reduces array inputs to this block by one. This will cause the counter block to have only 1 preset input instead of 2.

Refer to Figure 21 and section 3.2 as you count the product-term clusters and array inputs in the decoder block.

Product-term clusters in decoder block

ons

uctiterm	i ciusters ill de
8	output equati
1	carry out
1	reset

3 extra	for XORXNOR
---------	-------------

- 1 extra for pulse 16
- 14

Array inputs in decoder block

8	Q(70)
2	control
2	reset1, reset2
<u>+ 1</u>	XORXNOR gate splitting
13	

Though 14 of the 16 product-term clusters in this block are used, only 13 of the 22 array inputs are used. Placing this logic should pose no problem.

3.5.2 Calculate Total Utilization

At this point, you can calculate total utilization (as listed in the MACH Fitter report file) for the design. This is not a necessary planning step but is shown for clarification and to provide you with an additional planning tool. Total utilization is the average of the following itemized utilizations.

- <u>Pin utilization</u>: defined as the number of pins used divided by the number available.
- Product-term utilization: defined as the number of allocated product-term clusters divided by the number available.
- Array input utilization: defined as the number of array inputs used divided by the total available.

The following utilizations apply to this counter design.

MACH Design Planning and Estimating

Pin Utilization	24 used, or 63% of the 38 available
Product-term Utilization	(8 + 14) = 22 PT Clusters or 69% of the 32 available
Array Input Utilization	(21 + 13) = 34 or 77% of the 44 available
Total Utilization	(63% + 69% + 77%) / 3 = 70%

3.6 Determine if Utilization is Too High

70% utilization is within MACH device general recommendations (70% is the recommended maximum). Although this design should fit, it is possible that additional logic won't. Designs with higher utilizations are less likely to accommodate changes, particularly after their pinout has been fixed. If no changes are expected to this design, 70% is an appropriate utilization. If changes are expected, modify the design to lower utilization if possible.

4.0 SUMMARY

Overall utilization is only one measure of the likelihood of achieving a successful fit during implementation. Individual resource utilization within blocks must also be taken into account. Partitioning minimizes the total number of array inputs. However, at 21 array inputs, the counter block's switch-matrix utilization in this design is high even after partitioning. This design meets overall device-utilization guidelines and should fit in a MACH110 device.

Note:

In this brief, a detailed pre-entry analysis of the device resources used in a MACH device design was performed. When estimating whether your own design will fit, you may execute a detailed analysis using the block partitioning steps detailed in this document, or simply estimate the resources used as was done in sections 3.1 and 3.2.

Д

APPENDIX A .PDS Design File from PALASM 4 Software: BUSCNTR. PDS

TITLE cntr reg REVISION 1 PATTERN cntr register AUTHOR Arthur Khu, Jerry Vea COMPANY AMD DATE 01/07/1991 CHIP cntr_reg MACH110 ; This design is a bus-loadable, up/down counter, with outputs generated from ; the decoded count value and control inputs. The following MACH constructs are ; illustrated in the design: grouping, output pairing, gate splitting, ; registered logic, combinatorial logic, xor operator, xnor operator, tristate ; input, reset input, and preset input. Also, PALASAM 4 software-specific string ; statements and vector notation are used. ; The counter counts up, down or is loaded based on the value of the mode bits. ; The outputs CNT7, CNT7REG, PULSE16, DIV16, and XORXNOR are decoded from the ; count bits Q[7..0]. CNT15UP, CNT15DN, and LDO are decoded from Q[7..0] and ; mode[1..0]. The count bits are fed back at their node to the switch matrix, ; and also output to pins as IO Q[7..0]. ; This design falls within suggested macrocell, product term and switch matrix ; specifications for successful MACH110 fitting. It has been implemented ; and fitted using PALASM 4 and at least one other 3rd party software tool. ; Note: suggested fitting options are: expand small - on, max packing -on, : and expand all - off. PIN 2 CLK ; Inputs: Counter clock PIN ? mode[1..0] ; Inputs: Count up, count down, load control PIN ? IO Q[7..0] ; Outputs: Count value PIN ? CARRYO ; Output: Carry look-ahead PIN ? CNT7 ; Output: Pulses high on count of 7 ; Output: Set high on count of 7 PIN ? CNT7REG PIN ? CNT15UP ; Output: Pulses high when counting up to 15 PIN ? CNT15DN ; Output: Pulses high when counting down to 15 PIN ? PULSE16 ; Output: Pulses high on certain multiples of 16 PIN ? DIV16 ; Output: Divides clock rate by 16 ; Output: Pulses high on load of 0 PIN ? LDO ; Output: Uses xor, xnor operators PIN ? XORXNOR PIN ? RESET1 ; Input: If both resets are high, resets counter ; Input: If both resets are high, resets counter PIN ? RESET2 PIN ? PRESET1 ; Input: If both presets are high, presets counter ; Input: If both presets are high, presets counter PIN ? PRESET2 NODE ? Q[7..0] PAIR IO_Q[7..0] ; Nodes: count value feedback ; Node: asynchronous reset signal NODE ? RESET ; Group statements partitioned so design will fit: notice count values in one : block. group mach_seg_a IO_Q[7..0] group mach_seg_b CNT7 CNT7REG CNT15UP CNT15DN LD0 PULSE16 DIV16 XORXNOR RESET ; String statements improve readability of equations string CNT_UP '(/mode[1] * /mode[0])'
string CNT_DN '(/mode[1] * mode[0])' string LOAD '(mode[1] * /mode[0])' string Q3 Q0 '(Q[0] * Q[1] * Q[2] * Q[3])' ***** ***** ; Counter equations

EQUATIONS Q[0].T := CNT UP + CNT DN + LOAD*(Q[0] :+: IO_Q[0]); := CNT_UP* Q[0] + Q[1].T CNT_DN*/Q[0] + LOAD*(Q[1] :+: IO Q[1]); Q[2].T := CNT UP* Q[0]* Q[1] + CNT_DN*/Q[0]*/Q[1] + LOAD*(Q[2] :+: IO Q[2]); Q[3].T := CNT_UP* Q[0]* Q[1]* Q[2] + CNT_DN*/Q[0]*/Q[1]*/Q[2] + LOAD*(Q[3] :+: IO_Q[3]); Q[4].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3] + CNT DN*/Q[0]*/Q[1]*/Q[2]*/Q[3] + LOAD*(Q[4] :+: IO_Q[4]); := CNT UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4] + Q[5].T CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4] + LOAD*(Q[5] :+: IO_Q[5]); Q[6].T := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5] + CNT_DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5] + LOAD*(Q[6] :+: IO Q[6]); := CNT_UP* Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6] + O[71.T CNT DN*/Q[0]*/Q[1]*/Q[2]*/Q[3]*/Q[4]*/Q[5]*/Q[6] + LOAD*(Q[7] :+: IO Q[7]); CARRYO := CNT_UP* /Q[0]* Q[1]* Q[2]* Q[3]* Q[4]* Q[5]* Q[6]* Q[7] + CNT DN* $0[\overline{0}]*/0[1]*/0[2]*/0[3]*/0[4]*/0[5]*/0[6]*/0[7];$ *********** ; DECODED OUTPUTS Q[0]* Q[1]* Q[2]* /Q[3]* /Q[4]* /Q[5]* /Q[6]* /Q[7]; CNT7 =CNT7REG := Q[0]* Q[1]* Q[2]* /Q[3]* /Q[4]* /Q[5]* /Q[6]* /Q[7]; CNT15UP = Q[0]* Q[1]* Q[2]* Q[3]* /Q[4]* /Q[5]* /Q[6]* /Q[7] * CNT_UP; Q[0]* Q[1]* Q[2]* Q[3]* /Q[4]* /Q[5]* /Q[6]* /Q[7] * CNT15DN =CNT DN; PULSE16 = Q3_Q0 * /Q[4]* Q[5]* Q[6] + Q3_Q0 * Q[4]* /Q[6] + Q3_Q0 * /Q[5]* /Q[6] + Q3_Q0 * /Q[7] + Q3_Q0 * Q[4] * /Q[5]; DIV16 = 0[3]: (((Q[0] * Q[1] * Q[2] * Q[3] * Q[4] * XORXNOR = Q[5]):+: Q[6]):*: Q[7]); LD0 =/Q[0]* /Q[1]* /Q[2]* /Q[3]* /Q[4]* /Q[5]* /Q[6]* /Q[7] * LOAD: RESET = RESET1 + RESET2; ************ ; Count output assignments $IO_Q[0].T := {Q[0].T};$ $IO Q[1].T := {Q[1].T};$ $IO_Q[2].T := \{Q[2].T\};$ $IO_Q[3].T := {Q[3].T};$ $IO_Q[4].T := \{Q[4].T\};$ $IO_Q[5].T := {Q[5].T};$

ス

APPENDIX B PALASM 4 MACH Fitter Report BUSCNTR.RPT

PALASM 4.1 MACH FITE - MARKET RELEASE (1-24-91) (c) - COPYRIGHT ADVANCED MICRO DEVICES INC., 1990 Reading User Design (TRE File) Flags Used: Expand Small=True Expand All=False Reading Device Database MACH FLD Filter - v 1.46 cntr_reg ************************************								
Reading User Design (TRE File) Flags Used: Expand Small=True Expand All=False Reading Device Database MACH FLD Fiter - v 1.46 cnt_reg **** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNTISOP CNTISON LDO Tsu 1 2 IO_0(7) IO_0(6) IO_0(5) IO_0(4) IO_0(3) IO_0(2) Tco 0 0 IO_0(7) IO_0(6) IO_0(5) IO_0(4) IO_0(3) IO_0(2) Tco 0 0 IO_0(7) IO_0(6) IO_0(5) IO_0(4) IO_0(3) IO_0(2) IO_0(1) IO_0(1) IO_0(2) Tco 0 0 IO_0(7) IO_0(6) IO_0(5) IO_0(4) IO_0(3) IO_0(2) IO_0(1) CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock TGO - Register clock to combinatorial output Tor - Register thru combinatorial output Tor - Register expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Marco: 32 17 15 Total Macro: 32 17 15 Total Macro: 32 17 15 Total Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks CK! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Array Macros 4 I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A 21 8 8 0 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A 21 8 8 0 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> BNODECO CARNYO RESET XORKNOR LDO DIVIG PUISE16 CNT7	PALASM 4.1 MAC	H FITR - MARKET R	ELEASE (1-2	4-91)				
<pre>Flags Used: Unplace=False Max Packing=True Expand Small=True Expand All=False Reading Device Database Reading Device Database MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Fitter - v 1.46 cntr_reg MCH PLD Resource Checks Key: Partitioning Design into Blocks *** Last Equations Placed in Blocks MaCH-PLD Resource Checks CK: MACH PLD Resource Chec</pre>	(C) - COPYRIG	HT ADVANCED MICRO	DEVICES IN	c., 1990				
<pre>Flags Used: Expand Small=True Expand All=False Reading Dovice Database MACH PLD Fitter - v 1.46 cntr_reg MACH PLD Resource Checks MACH PLD Resource Checks OK! MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros # 1/0 Buried Product Signal Block-> A 21 8 8 0 32 24 Block-> A 0(0) IO_0(0) 0(1) IO_0(1) 0(41 IO_0(4] ^5] IO_0(3] 0(41 IO_0(4] ^5] IO_0(3] 0(41 IO_0(4] ^5] Block-> B _NODED CARRYO RESET XORXNOR LDO DIVIG PULSEIG CNT7</pre>	Reading User D	esign (TRE File).	••					
Reading Device Database MACH PLD Fiter - v 1.46 cntr_reg MACH PLD Resource Checks Weakly - *** Block Partitioning Results MACH PLD Resource Checks CK! MACH PLD Resource Checks C	Flags Used:			Max Packing=Tru	e			
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	-		=True	Expand All=Fal	se			
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
PAIR Analysis PAIR Analysis Pre-Placement & Equation Usage Checks *** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT15UP CNT15DN LD Tsu 1 2 LO Q(17) TO Q(6] IO Q(5) TO Q(14) TO Q(13) IO Q(2) Tco 0 0 IO Q(7) IO Q(16) IO Q(2) Tco 0 0 IO Q(11) CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OX! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Macro A 21 8 8 0 32 24 Elock-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q(0) IO Q(0) Q(1) IO Q(1) D(1) IO Q(1) Q(2) IO Q(2) Q(3) IO Q(3) Q(2) IO Q(2) Q(3) IO Q(3) Q(2) IO Q(2) Q(3) IO Q(3) Q(2) IO Q(2) Q(3) IO Q(3) Q(4) IO Q(4) '51 IO Q(3) Q(4) IO Q(4) '51 IO Q(3) Q(4) IO Q(4) C'51 IO Q(3) PINSEET XORNOR ENTRESET XORNOR								
PARE Analysis Pre-Placement & Equation Usage Checks *** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT150P CNT150N LDO Tsu 1 2 TO_0[7] TO_0[6] TO_0[5] Tsu 1 2 TO_0[7] TO_0[6] TO_0[2] Tco 0 0 TO_0[7] TO_0[6] TO_0[2] Tco 0 0 TO_0[7] TO_0[6] TO_0[5] To_0[4] TO_0[4] TO_0[3] TO_0[2] To_0[4] TO_0[4] TO_0[3] TO_0[2] To_0[1] CNT7REG Key: Tpd - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tar - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to Combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to combinatorial output Tcr - Register clock to Available Used Remaining Clocks: 2 1 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q(0) IO_0(0) Q(1) IO_0(1) Q(2) IO_0(2) Q(3) IO_0(3) Q(2) IO_0(2) Q(3) IO_0(3) Q(4) IO_0(4) 55 IO_0(3) Q(4) IO_0(4) 55 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(2) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) Q(4) IO_0(4) 57 IO_0(3) PLO DIVIS PULSE16 CNT15DN CNT15DN								
Pre-Placement 4 Equation Usage Checks *** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tsu 1 2 IO_0[7] IO_0[6] IO_0[5] IO_0[1] IO_0[1] IO_0[2] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[1] IO_0[1] IO_0[2] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[1] CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks SX: **** Last Equations Placed in Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Macro: Bignal List Block-> A 21 8 8 0 32 24 *** Block Signal List Block-> A 21 8 8 0 32 24 *** Block Signal List Block-> A 21 8 8 0 32 24 *** Block Signal List Block-> A 21 8 8 0 32 24 *** Block Signal List Block-> A 21 0 IO_0[0] 0[1] IO_0[1] 0[2] IO_0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[4] C'5] IO_0[3] 0[5] IO_0[5] C'7] PINSE C'7] PINSE C'7] PINSE C'7] PINSE C'7] PINS			********	*****				
*** Timing Analysis for Signals Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CONTISUP CNTISDN LDO Tsu 1 2 IO_0[7] IO_0[6] IO_0[5] IO_0[4] IO_0[3] IO_0[2] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[4] IO_0[3] IO_0[2] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[4] IO_0[3] IO_0[2] IO_0[1] CNTTREG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Nailble Used Remaining Clocks: 2 1 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 17 6 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros 4 I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Elbock-> B 13 5 9 2 56 2 **** Block Signal List Block-> A 0(0) IO_0(0) 0(1) IO_0(1) 0(2) IO_0(2) 0(3) IO_0(3) 0(4) IO_0(4) '5) IO_0(5) 0(6) IO_0(6) 0(7) IO_0(5) 0(6) IO_0(6) 0(7) IO_0(5) 0(6) IO_0(6) 0(7) IO_0(5) 0(6) IO_0(6) 0(7) IO_0(5) 0(6) IO_0(6) 0(7) IO_0(5) Dlock-> B _NODEO CARNYO RESET XORNOR CNT15UP CNT7REG CNT7								
Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT15UP CNT15DN LDD Tsu 1 2 IO_0[7] IO_0[6] IO_0[5] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[1] IO_0[6] IO_0[5] IO_0[1] CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Too - Register clock to combinatorial output Tor - Register clock to combinatorial output Tor - Register clock to combinatorial output Tor - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros \$ I/O Buried Product Signal Inputs Remain Macro Logic Terms Panout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A 0(0] IO_0[0] 0[1] IO_0[1] 0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] CNT15UP CNT7REG CNT7	Pre-Placement	<pre>& Equation Usage</pre>	cnecks					
Parameter Min Max Signal List (Those having Max delay.) Tpd 1 1 CNT15UP CNT15DN LDD Tsu 1 2 IO_0[7] IO_0[6] IO_0[5] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[1] IO_0[6] IO_0[5] IO_0[1] CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Too - Register clock to combinatorial output Tor - Register clock to combinatorial output Tor - Register clock to combinatorial output Tor - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros \$ I/O Buried Product Signal Inputs Remain Macro Logic Terms Panout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A 0(0] IO_0[0] 0[1] IO_0[1] 0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[4] IO_0[4] '5] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] CNT15UP CNT7REG CNT7	*** Timing Ana	lysis for Signals						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				st (Those baying M	ax delav)			
Tsu 1 2 IO_0(7) IO_0(6) IO_0(5) IO_0(1) IO_0(2) To_0(2) IO_0(2) To_0(2) IO_0(2) To_0(2) IO_0(2) To_0(2) IO_0(2) To_0(2) IO_0(2) To_0(2) CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Too - Register clock to combinatorial output Tr - Register clock to combinatorial output Tr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Block Partitioning Results Keakly - **** Block Partitioning Results Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A 0(0) IO_0(0) 0(1) IO_0(1) 0(2) IO_0(2) 0(1) IO_0(1) 0(2) IO_0(2) 0(1) IO_0(2) 0(3) IO_0(3) 0(4) IO_0(4) '5) IO_0(3) 0(4) IO_0(4) '5] IO_0(3) 0(5) IO_0(5) IO_0								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•							
Tco 0 0 IO_0[1] IO_0[0] Tco 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[4] IO_0[6] IO_0[2] IO_0[1] CNTTREG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tr - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros 4 I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A Q10 I IO_0[0] 0[1] IO_0[1] 0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[4] [O] 0[1] IO_0[3] 0[4] IO_0[4] [O] 0[1] IO_0[3] 0[4] IO_0[4] [O] 0[1] IO_0[3] 0[4] IO_0[4] [O] 0[1] IO_0[3] 0[4] IO_0[4] [O] 0[1] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[6] IO_0[6] 0[7] IO_0[3] 0[7] IO_0[7] Block-> B _NODED CARRYO RESET XORKNOR CNT15UP CNT7REG CNT7								
Teo 0 0 IO_0[7] IO_0[6] IO_0[5] IO_0[4] IO_0[3] IO_0[2] IO_0[1] CNT7REG Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A 0(0) IO_0[0] 0[1] IO_0[1] 0[2] IO_0[2] 0[3] IO_0[3] 0[4] IO_0[4] .5] IO_0[5] IO_0[6] IO_0[6] 0[7] IO_0[7] Block-> B _NODED CARRYO RESET XORNOR IDO DIVI6 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
$IO_{Q}^{-}Q[1] IO_{Q}^{-}Q[3] IO_{Q}^{-}Q[2]$ $IO_{Q}^{-}Q[1] CNT7REG IO_{Q}^{-}Q[2]$ $IO_{Q}^{-}Q[1] CNT7REG IO_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[1] CNT7REG IO_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] CNT7REG IO_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] CNT7REG IO_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2]$ $ID_{Q}^{-}Q[2] ID_{Q}^{-}Q[2] ID_{Q}^{-}Q$	Тсо	0 0			IO Q[5]			
$IO_Q(1) \qquad CNT7REG$ Key: Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OX! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] D[0] IO_Q[1] [O_Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODEO CARRYO RESET XORNOR LDO DIV16 PULSE16 CNT15DN					10 0[2]			
Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4]5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODEO CARRYO RESET XORXNOR LDO DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7				CNT7REG	-			
Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial logic to setup All delay values are expressed in terms of array passes *** Device Resource Checks Available Used Remaining Clocks: 2 1 1 Pins: 38 24 14 -> 63% I/O Macro: 32 17 15 Total Macro: 32 19 13 Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks *** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4]5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODEO CARRYO RESET XORXNOR LDO DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
AvailableUsedRemainingClocks:211Pins:382414Pins:321715Total Macro:321913Product Terms:1286140MACH-PLD Resource Checks OK!Partitioning Design into Blocks**** Last Equations Placed in BlocksWeakly -**** Block Partitioning ResultsArrayMacros# I/OBuriedProductSignalBlock-> A218803224Block-> B13592562**** Block Signal ListBlock-> AQ[0]IO_Q[0]Q[1]IO_Q[1]Q[2]IO_Q[2]Q[3]IO_Q[3]IO_Q[3]Q[4]IO_Q[6]Q[7]IO_Q[7]Bloc[7]Block-> B_NODE0CARRYORESETXORXNORLDODIV16PULSE16CNT15UPCNT7REGCNT7	Tpd - Combina Tsu - Combina Tco - Registe Tcr - Registe	Tpd - Combinatorial propagation delay, input to output Tsu - Combinatorial setup delay before clock Tco - Register clock to combinatorial output Tcr - Register thru combinatorial logic to setup						
AvailableUsedRemainingClocks:211Pins:382414Pins:321715Total Macro:321913Product Terms:1286140MACH-PLD Resource Checks OK!Partitioning Design into Blocks**** Last Equations Placed in BlocksWeakly -**** Block Partitioning ResultsArrayMacros# I/OBuriedProductSignalBlock-> A218803224Block-> B13592562**** Block Signal ListBlock-> AQ[0]IO_Q[0]Q[1]IO_Q[1]Q[2]IO_Q[2]Q[3]IO_Q[3]IO_Q[3]Q[4]IO_Q[6]Q[7]IO_Q[7]Bloc[7]Block-> B_NODE0CARRYORESETXORXNORLDODIV16PULSE16CNT15UPCNT7REGCNT7	*** Device Res	ource Checks						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Device Kes		lleed	Remaining				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Clocks							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					63%			
Product Terms: 128 61 40 -> 68% MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 **** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[5] Dlock-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT7	I/O Macro	: 32	17	15				
MACH-PLD Resource Checks OK! Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[3] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[3] Q[4] IO_Q[4] 75] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODEO CARRYO RESET XORXNOR LDO DIV16 PULSE16 CNT15DN	Total Macro	: 32	19	13				
Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ´5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	Product Terms	: 128	61	40 ->	68%			
Partitioning Design into Blocks **** Last Equations Placed in Blocks Weakly - **** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ´5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
*** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Array Macros $\#$ I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A $Q[0]$ IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] Q[4] IO_Q[4] 75] IO_Q[3] Q[4] IO_Q[4] 75] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	MACH-PLD Resource Checks OK!							
*** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Array Macros $\#$ I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A $Q[0]$ IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] Q[4] IO_Q[4] 75] IO_Q[3] Q[4] IO_Q[4] 75] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
*** Last Equations Placed in Blocks Weakly - *** Block Partitioning Results Array Macros $\#$ I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A $Q[0]$ IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] Q[4] IO_Q[4] 75] IO_Q[3] Q[4] IO_Q[4] 75] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
Weakly - *** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4]51 IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15UP CNT7REG CNT7	Partitioning Design into Blocks							
Weakly - *** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4]51 IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> BNODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	*** Last Fount	ions Placed in Pl	ooko					
*** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	Last Equat	Tons Flaced In BI	UCKS					
*** Block Partitioning Results Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] ^5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	Weakly -							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
Array Macros # I/O Buried Product Signal Inputs Remain Macro Logic Terms Fanout Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List IO_Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] <td>*** Block Part</td> <td>itioning Results</td> <td></td> <td></td> <td></td>	*** Block Part	itioning Results						
Block-> A 21 8 8 0 32 24 Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> BNODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7			# I/O	Buried Product	Signal			
Block-> B 13 5 9 2 56 2 *** Block Signal List Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
*** Block Signal List Block-> A Q[0] IO_0[0] Q[1] IO_0[1] Q[2] IO_0[2] Q[3] IO_0[3] Q[4] IO_0[4] '5] IO_0[5] Q[6] IO_0[6] Q[7] IO_0[7] Block-> B NODEO CARRYO RESET XORXNOR LDO DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B _NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	Block-> B	13 5	9	2 56	2			
Block-> A Q[0] IO_Q[0] Q[1] IO_Q[1] Q[2] IO_Q[2] Q[3] IO_Q[3] Q[4] IO_Q[4] '5] IO_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> BNODE0 CARRY0 RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
Q(2) IO_Q(2) Q(3) IO_Q(3) Q(4) IO_Q(4) '5] IO_Q(5) Q(6) IO_Q(6) Q(7) IO_Q(7) Block-> B NODEO CARRYO RESET XORXNOR LDO DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
Q[4] I0_Q[4] 10_Q[5] Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> B NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	DIOCK-> A							
Q[6] IO_Q[6] Q[7] IO_Q[7] Block-> BNODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
Block-> B NODE0 CARRYO RESET XORXNOR LD0 DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7								
LDO DIV16 PULSE16 CNT15DN CNT15UP CNT7REG CNT7	Block-> B							
CNT15UP CNT7REG CNT7								
					0.11004			
> INFORMATION F050 - Device Utilization *: 68 %								
	<pre>> INFORMATION</pre>	F050 - Device Ut	ilization	*: 68 %				

Assigning Resources... *** Macro Block A
 D Macros>
 IO_Q[1]
 IO_Q[2]

 Targets>
 0 { 2 }
 6 { 8 }
 9 (15)
 12 (18)

 IO_Q[1]
 (A 0)
 -> (A 3)
 (A 0)
 (B 0)
 I/O Macros> IO Q[2] IO Q[3] IO Q[4] $IO_Q[2]$ (A 6) -> (A 5) (A 6) (B 6) $IO_Q[3]$ (A 9) \rightarrow (A 10) (A 9) (B 9) $IO_Q[4]$ (A 12) \rightarrow (A 15) (A 12) (B 12) I/O Macros> IO Q[7] IO_Q[5] IO_Q[6] Targets> 1(3) 7(9) 13(19) IO_Q[7] (A 13) -> (A 14) (A 13) (B 13) I/O Macros> IO Q[0] Targets> 2(4) 10(16) 14(20) IO_Q[0] (A 2) -> (A 18) (A 21) (B 2) *** Macro Block Inputs MODE [0] MODE[1] PRESET1 Inputs> PRESET2 RESET1 0(10) 1(11) 3(32) 4(33) Targets> 2(13) MODE[0] (I 0) -> (A 16) (B 16) MODE[1] (I 1) -> (A 17) (B 17) PRESET1 (I 2) -> (A 19) PRESET2 (I 3) -> (A 20) RESET1 (I 4) -> (B 21) *** Macro Block B I/O Macros> PULSE16 Targets> 0(24) 2(26) 4(28) 6(30) 8(36) 10(38) 12(40) 14(42) PULSE16 (B 0) I/O Macros> CNT7 LDO CNT15DN XORXNOR DIV16 CNT15UP
 Targets>
 1 (25)
 4 (28)
 6 (30)
 8 (36)
 10 (38)
 12 (40)
 14 (42)

 CNT7 (B 1)
 LD0 (B 4)
 CNT15DN (B 6)
 XORXNOR (B 8) DIV16 (B 10) CNT15UP (B 12) ____NODE0 Targets> 14(42) Buried Logic> _NODE0 (B 14) -> (B 14) I/O Macros> CNT7REG CARRYO Targets> 2(26) 5(29) 7(31) 9(37) 11(39) CNT7REG (B 2) CARRYO (B 5) Buried Logic> RESET Targets> 7(31) 9(37) 11(39) * Retry Mapping RESET (B 11) -> (A 11) RESET2 Inputs> Targets> 3(5) 4(6) 5(7) 8(14) 10(16) 11(17) 14(20) 15(21) * Retry Mapping * Retry Mapping * Retry Mapping RESET2 (A 11) -> (B 8) *** Signals - Tabular Information

AMD

Signal	#	P/N #	(Loc)	Type	Logic	# PT	Blocks
CLK	1	35	I 5	clock pin	•		
MODE [1]	2	11	I 1	input	•		AB
MODE [0]	3	10	I 0	input	•		AB
IO_Q[7]	4	19	A 13	i/o pin	t-ff	4	A
IO_Q[6]	5	9	A 7	i/o pin	t-ff	4	A
10_0[5]	6	3	A 1	i/o pin	t-ff	4	A
IO_Q[4]	7	18	A 12	i/o pin	t-ff	4	A
IO_Q[3]	8	15	A 9	i/o pin	t-ff	4	A
IO_Q[2]	9	8	A 6	i/o pin	t-ff	4	A
IO_Q[1]	10	2	A 0	i/o pin	t-ff	4	А
10_0[0]	11	4	A 2	i/o pin	t-ff	3	A
CARRY0	12	29	в 5	i/o pin	d-ff	2	
CNT7	13	25	в 1	i/o pin	comb	1	
CNT7REG	14	26	в 2	i/o pin	d-ff	1	
CNT15UP	15	40	в 12	i/o pin	comb	1	
CNT15DN	16	30	в 6	i/o pin	comb	1	
PULSE16	17	24	в 0	i/o pin	comb	- 5	
DIV16	18	38	в 10	i/o pin	comb	1	
LD0	19	28	в 4	i/o pin	comb	1	
XORXNOR	20	36	в 8	i/o pin	comb	3	
RESET1	21	33	I 4	input			в
RESET2	22	17	A 11	input			в
PRESET1	23	13	I 2	input			А
PRESET2	24	32	I 3	input			А
Q[7]	25	15	A 13	out pair	t-ff	4	AB
Q[6]	26	9	A 7	out pair	t-ff	4	AB
Q[5]	27	3	A 1	out pair	t-ff	4	AB
Q[4]	28	14	A 12	out pair	t-ff	4	AB
Q[3]	29	11	A 9	out pair	t-ff	4	AB
Q[2]	30	8	A 6	out pair	t-ff	4	AB
Q[1]	31	2	A 0	out pair	t-ff	4	AB
Q[0]	32	4	A 2	out pair	t-ff	3	AB
RESET	33	29	B 11	buried	comb	2	А
NODEO	34	32	в 14	buried	comb	12	в
-							

Key:

.

P/N # - Pin/Node Number .?. - Signal Unplaced (Loc) - Macrocell Location (Block & Cell) # PT - Number of used product terms in logic Blocks- Device blocks driven by signal comb - Combinatorial logic function d-ff - D-Type Flip-flop t-ff - T-Type Flip-flop

*** Signals - Equations Where Used

Signal Source		Fanout List		
CLK				
MODE [1]:	IO_Q[7]	IO_Q[6]	IO_Q[5]	IO Q[4]
:	IO_Q[3]	IO Q[2]	IO Q[1]	I0 Q[0]
: 1	CARRY0	CNT15UP	CNT15DN	_ LDO
:	Q[7]	Q[6]	Q[5]	Q[4]
:	Q[3]	Q[2]	Q[1]	Q[0]
{ AAAA	AAAA BBBB AAA	AAAA}		
MODE [0]:	IO_Q[7]	IO_Q[6]	IO Q[5]	IO Q[4]
:	IO_Q[3]	I0_Q[2]	IO_Q[1]	IO_Q[0]
:	CARRY0	CNT15UP	CNT15DN	_ LD0
:	Q[7]	Q[6]	Q[5]	Q[4]
:	Q[3]	Q[2]	Q[1]	Q[0]
{AAAA	AAAA BBBB AAA	AAAA}		
TO 0(7).				
IO_Q[7]:	10_0[7]	Q[7]		
{AA}	70 010	0161		
IO_Q[6]:	10_0[6]	Q[6]		
{AA}	70.0(5)	0 (5)		
IO_Q[5]:	IO_Q[5]	Q[5]		
{AA}	70 0(4)			
IO_Q[4]:	IO_Q[4]	Q[4]		
{AA}	70 0(2)	0(2)		
IO_Q[3]:	10_0[3]	Q[3]		


•

0	והה				
	AA}	10.0121	0(2)		
10_0[2]:		IO_Q[2]	Q[2]		
	AA }				
IO_Q[1]:		IO_Q[1]	Q[1]		
()	AA }				
IO_Q[0]:		IO_Q[0]	Q[0]		
	AA }	_			
RESET1:		RESET			
	B}	1.2021			
-	5,	DECEM			
RESET2:	- 1	RESET			
	B}				
PRESET1:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2]	IO_Q[1]	10_0[0]
:		Q[7]	Q[6]	Q[5]	Q[4]
:		Q[3]	Q[2]	Q[1]	Q[0]
{2	АААА	AAAA AAAA <i>A</i>	AAA }		
PRESET2:		IO_Q[7]	IO_Q[6]	IO Q[5]	IO Q[4]
		10 0[3]	10_0[2]	IO Q[1]	IO Q[0]
		Q[7]	Q[6]		_
•				Q[5]	Q[4]
		Q[3]	Q[2]	Q[1]	Q(0)
	AAAA	AAAA AAAA A		_	_
Q[7]:		IO_Q[7]	CARRYO	CNT7	CNT7REG
:		CNT15UP	CNT15DN	PULSE16	LDO
:		XORXNOR	Q[7]	_NODE0	
{2	ABBB	BBBB BAB }			
Q[6]:		IO Q[7]	IO Q[6]	CARRYO	CNT7
		CNT7REG	CNT15UP	CNT15DN	PULSE16
		LDO	XORXNOR	Q[7]	Q[6]
•			NORMOR	2173	0[0]
		NODE0			
	AABB	BBBB BBAA B			
Q[5]:		IO_Q[7]	IO_Q[6]	IO_Q[5]	CARRYO
:		CNT7	CNT7REG	CNT15UP	CNT15DN
:		PULSE16	LDO	XORXNOR	Q[7]
:		Q[6]	Q[5]	NODEO	
0	АААВ	BBBB BBBA		-	
Q[4]:		IO_Q[7]	IO Q[6]	IO_Q[5]	IO Q[4]
		CARRYO	CNT7	CNT7REG	CNT15UP
:				LDO	
:		CNT15DN	PULSE16		XORXNOR
:		Q[7]	Q[6]	Q[5]	Q[4]
:		_NODE0			
{}	АААА	BBBB BBBB 2	AAA B}		
Q[3]:		IO_Q[7]	IO_Q[6]	· IO_Q[5]	IO_Q[4]
:		IO Q[3]	CARRYO	CNT7	CNT7REG
:		CNT15UP	CNT15DN	PULSE16	DIV16
		LDO	XORXNOR	Q[7]	Q[6]
		Q[5]	Q[4]		
				Q[3]	_NODE0
	AAAA	ABBB BBBB B			
Q[2]:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO_Q[4]
:		IO_Q[3]	IO_Q[2]	CARRYO	CNT7
:		CNT7REG	CNT15UP	CNT15DN	PULSE16
:		LDO	XORXNOR	Q[7]	Q[6]
:		Q[5]	Q[4]	Q[3]	Q[2]
:		NODEO			
Ū	ΔΔΔΔ	-	BAA AAAA B}		
Q[1]:		IO_Q[7]	IO_Q[6]	IO_Q[5]	IO Q[4]
					—
:		10_0[3]	IO_Q[2]	10_0[1]	CARRYO
:		CNT7	CNT7REG	CNT15UP	CNT15DN
:		PULSE16	LD0	XORXNOR	Q[7]
:		Q[6]	Q[5]	Q[4]	Q[3]
:		Q[2]	Q[1]	_NODE0	
{/	АААА	AAAB BBBB H	BBA AAAA AAB}	_	
Q[0]:		IO Q[7]	IO Q[6]	IO Q[5]	IO Q[4]
:		10 0[3]	IO_Q[2]	10_0[1]	10_0[0]
		CARRYO	CNT7	CNT7REG	CNT15UP
-					
:		CNT15DN	PULSE16	LDO	XORXNOR
:		Q[7]	Q[6]	Q[5]	Q[4]
:		Q[3]	Q[2]	Q[1]	Q[0]
:		_NODE0			
()	АААА	AAAA BBBB H	BBB AAAA AAAA B}		
RESET:		IO Q[7]	IO Q[6]	IO Q[5]	IO_Q[4]
:		IO Q[3]	IO Q[2]	10 0(1)	10 0[0]
		Q[7]	Q[6]		Q[4]
				Q[5]	
:		Q[3]	Q[2]	Q[1]	Q[0]

{AAAA AAAA AAAA AAAA} _NODE0: XORXNOR {B}

*** Outputs with no feedback

CAR PULS			CNT7 DIV16	CNT	7REG LD0	CNT15 XORXN		CNT15DN
PULS	510		DIVIO		ΤŬŲ	XURAN	IOR	
*** Feedback M	ap - cnti	req						
Gbl Inp			A+	1/0	1/0	+	B+	I/O
0	Q[1]	: 0	21	Q[0]	Q[1]	: 01	21	RESET1
1	Q[5]	: 1	201	PRESET2	Q[5]	: 11	201	
	IO_Q[5]			PRESET1	Q[0]	: 21	19	
	IO_Q[1]			IO_Q[0]		3	18	
	10_0[6]			MODE[1]		4		MODE [1]
	IO_Q[2]			MODE [0]		5		MODE [0]
''		: 61		IO_Q[4]		: 61		
			114:			: 71		_NODE0
			13:				13:	
		: 91	•	Q[4]	Q[3]		12:	Q[4]
	IO_Q[3]		11:	RESET		10	11	
			-uu+ '			'+-u	ıu+'	
*** Logic Map								
Gbl Inp							B+	1/0
MODE [0] 0					PULSE16			
MODE [1] 1							1201	
PRESET1 2	IO_Q[0]				CNT7REG			
PRESET2 3			. 18				18	
RESET1 4			. 17				. 17	
CLK 5			. 16		CARRY0			
''	IO_Q[2]				CNT15DN			
	IO_Q[6]		4 14				12 14	_NODE0
			. 4!13		XORXNOR			
	IO_Q[3]		4 4 12	Q[4][4]				CNT15UP
		10			DIV16		2 11	RESET
		·+-	-uu+ '			′ +-u	u+'	
*** Pin Map -	cntr_reg							



The Placements are stored in ===> Buscntr.Plc

%% FITR %% Error Count: 0, Warning Count: 0
%% FITR %% File Processed Successfully. - File: Buscntr

.

•



Sales Offices

North American.

North America			
ALABAMA		(205)	882-9122
ARIZONA			242-4400
CALIFORNIA,			
Culver City			645-1524
Newport Beach Sacramento(Rosevill		(/14)	752-6262
Sacramento(Rosevin San Diego	е)		FE0 7020
San Diego San Jose			452-0500
Woodland Hills		(818)	992-4155
CANADA, Ontario,	•••••••••••		002 4100
Kanata		(613)	592-0060
Willowdale		(416)	224-5193
COLORADO			
CONNECTICUT			
FLORIDA.			
Clearwater			530-9971
Ft. Lauderdale			776-2001
Orlando (Longwood)			862-9292
GEORGIA			449-7920
IDAHO			377-0393
ILLINOIS.			
Chicago (Itasca)		(708)	773-4422
Naperville			505-9517
MARYLAND		(301)	381-3790
MASSACHUSETTS			273-3970
MINNESOTA	••••••	(612)	938-0001
NEW JERSEY,		(600)	660 0000
Cherry Hill Parsippany	•••••••••••		200 0002
	••••••		233-0002
NEW YORK, Brewster		(014)	270.8323
Rochester			
NORTH CAROLINA			425-0050
Charlotte		(704)	875- 3001
Raleigh	••••••	(04) (010)	878-8111
OHIO.	••••••		0/0-0111
Columbus (Westervil	le)		891-6455
Dayton		(513)	439-0268
OREGON			
PENNSYLVANIA			398-8006
TEXAS			
Austin		(512)	346-7830
Dallas		(214)	934-9099
Houston	••••••	(713)	376-8084
International			
BELGIUM, Antwerpen		(03)	248 43 00
· · ·	FAX		248 46 42
FRANCE, Paris	TEL	(1) 49	9-75-10-10
	FAX	(1) 49	9-75-10-13
GERMANY, Bad Homburg	TEI	1001	72) 24004
bau nomburg			
München			189) 4114-0
	FAX		9) 406490
HONG KONG,	TEL) 865-4525
Wanchai	FAX		865-1147
ITALY, Milano	<u>TEL</u>) 3390541
Atsugi	TEI	(0462	29-8460
	FAX		2) 29-8458
Kanagawa	TEL		2) 47-2911
- .	FAX		2) 47-1729
Tokyo	TEL		3346-7550
Osaka	ГАХ ТЕІ		242-5196
	FAX	(06)	243-3253
KOREA, Seoul	TEL		-784-7598
		• •	

International (c	ontinued)	
•		
LATIN AMERICA,		(,
	TEL	(305) 484-8600
	FAX	
SINGAPORE	TEL	
SWEDEN,		
Stockholm area		
(Bromma)	FAX	
TAIWAN, Taipei		(886) 2-7153536
	FAX	(886) 2-7122183
UNITED KINGDOM,		
(Warrington)		
		(0483) 740440
(Woking)	FAX	(0483) 756196

North American Representatives ____

Kanata, Ontario - VITEL ELECTRONICS (613) 592-0060 Mississauga, Ontario - VITEL ELECTRONICS . (416) 676-9720 Lachine, Quebec - VITEL ELECTRONICS (514) 636-5951 ILLINOIS Skokie – INDUSTRIAL REPRESENTATIVES, INC (708) 967-8430 INDIANA Huntington – ELECTRONIC MARKETING Indianapolis - ELECTRONIC MARKETING IOWA KANSAS Merriam - LORENZ SALES (913) 469-1312 Wichita - LORENZ SALES (316) 721-0500 KENTUCKY ELECTRONIC MARKETING MICHIGAN MINNESOTA Mel Foster Tech. Sales, Inc. (612) 941-9790 MISSOURI NEBRASKA NEW MEXICO THORSON DESERT STATES(505) 883-4343 NEW YORK East Syracuse - NYCOM, INC (315) 437-8343 Hauppauge – COMPONENT OHIO Centerville - DOLFUSS ROOT & CO (513) 433-6776 Westlake - DOLFUSS ROOT & CO (216) 899-9370 OREGON ELECTRA TECHNICAL SALES, INC(503) 643-5074 PENNSYLVANIA RUSSELL F. CLARK CO., INC. (412) 242-9500 PUERTO RICO WASHINGTON ELECTRA TECHNICAL SALES (206) 821-7442 WISCONSIN Brookfield - INDUSTRIAL UTAH Front Range Marketing(801) 264-2900

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450 APPLICATIONS HOTLINE & LITERATURE ORDERING • TOLL FREE: (800) 222-9323 • (408) 749-5703 RECYCLABLE © 1992 Advanced Micro Devices, Inc. 5/20/92 Printed in USA

ADVANCED MICRO

DEVICES, INC. 901 Thompson Place P.O. Box 3453 Sunnyvale, California 94088-3453 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306 TOLL-FREE (800) 538-8450

APPLICATIONS HOTLINE & LITERATUREORDERING (800) 222-9323 (408) 749-5703



Printed in USA BAN-37-7/92-0 14051F