

Preliminary Data Book

APPLICATIONS

- Presentation
- Video Editina
- **Video Authoring**
- Video Teleconferencing
- Interactive Education Systems
- Games

FEATURES

- ☐ Extensive software support available contact Cirrus Logic Sales office for complete details
- Supports up to three simultaneous video data streams
- Video scaling
- Supports both YCbCr and RGB formats
- Interfaces to CODECs, decoders, encoders
- Integrated ISA, MCA, and host bus interfaces

(cont. next page)


Digital Video Processor


OVERVIEW

The CL-PX2070 Digital Video Processor (DVP) provides a powerful, cost-effective desktop solution for computer graphics and imaging. The DVP can be used in presentations, video teleconferencing, animation, and video capture for scaling with video signal processors dedicated to compressing and decompressing video data streams.

(cont. next page)

Functional Block Diagram







FEATURES (cont.)

- Complete frame buffer control
- 1/2 8 Mbytes of frame buffer memory
- Video stream format conversion
- Color space conversion
- Supports up to eight simultaneous object **buffers**
- Programmable, triple-channel LUT RAM
- Prescaling, zoom, and windowing
- Graphic and bitmapped stream support
- Programmable sync slave or master
- When used with the CL-PX2080 MediaDAC™
 - Simultaneous video and graphics display
 - Four simultaneous, overlapping (occluded) display windows
 - Zooms from 1x to 256x
 - 1024 x 768 display at 85 MHz

OVERVIEW (cont.)

The DVP combines the real-time video scaling features of the CL-PX0072 VWG with the frame buffer memory management, arithmetic and logical processing, a programmable host system bus interface, flexible mainstream video datapath, and windowing control for multiple, simultaneous video data streams.

The DVP has four major functional units:

- HIU: Host Interface Unit
- VBU: Video Bus Unit
- VPU: Video Processing Unit
- RFU: Reference Frame Unit

HIU: Host Interface Unit

The HIU interfaces the DVP to the host system. It transfers graphic or video data between the host system and the frame buffer through direct access to FIFOs in the VPU, and accesses the DVP control registers.

VBU: Video Bus Unit

The VBU manages the flow of video and graphic streams between the DVP and up to three independent devices (including the host system).

The VBU provides two independent, real-time video I/O ports (V1 and V2), and contains two subunits - the VIU and VSU.

V1 and V2 have the following characteristics:

- Each can be configured as input only, output only, or pixel- or field-duplexed I/O;
- Each provides programmable sync polarity;
- Either port can use the VSU sync generator;
- Each supports the following video formats:
 - Input: YCbCr 16-bit 4:2:2, 12-bit 4:1:1; RGB 16-bit, 8-bit;
 - Output: YCbCr 16-bit; RGB 16-bit, 8-bit;
- V2 controls the video stream data flow between the DVP and typical CODEC devices.

	ISA Bus	MCA Bus	Local Hardware
Interface	DVP interfaces with the host s	ystem interface bus.	DVP interfaces with the processor bus.
Multiplex Support	DVP signals support the requir impleading, and provide bidired system data bus.		N/A
Address Decode	DVP internally decodes the bu cycles.	The host system provides the decoded chip select signal for use with register select input signals.	

Digital Video Processor



The VIU (Video Interface Unit) controls the flow of internal video streams through the video ports to all external devices. It controls:

- the source and direction of video stream and sync control inputs;
- the field-toggling mode and field ID signals:
- the watchdog timer feature.

Two VIU master control registers provide matching fields that specify input and output sync modes.

The VSU (Video Sync Unit) implements identical, independent reference signals for each video port:

- Vertical sync signals specify the beginning of a field or frame.
- Horizontal sync signals specify the beginning
- Horizontal/composite blanking signals specify the horizontal/composite blanking interval.

VPU: Video Processing Unit

The VPU processes field-oriented video. It can simultaneously process two external, bidirectional real-time video streams and a single external, bidirectional host video or graphic data stream. It also provides a data path between the DVP and the host system for bidirectional graphic streams through the HIU. FIFO D can send to, and FIFO F can receive from the HIU directly.

The VPU has five subunits - the IPU1, IPU2. OPU, ALU, and SIU.

The IPU1 (Input Processor Unit 1) prepares an input video stream for ALU processing and/or storage in the frame buffer, then outputs the prepared stream to the frame buffer data bus. Its video processing features include:

- YCbCr and RGB input stream format conversion.
- color space conversion,
- programmable data tagging,
- three-channel lookup table operations,
- horizontal prescaling,
- window clipping,
- horizontal and vertical scaling, and
- output stream format conversion.

The IPU2 (Input Processor Unit 2) controls prescaling and windowing.

The OPU (Output Processing Unit) controls zoom, window clipping, and output format functions.

The ALU (Arithmetic Logic Unit) performs arithmetic, logical, and tagging operations for YCbCr streams, and logical and tagging operations only for RGB and 8-bit pseudocolor streams. It controls stream format, operand source selection, tagging operation selection, and arithmetic or logical operation for both field times, and can process up to three simultaneous video streams input through its FIFOs.

The SIU (Sequencer Instruction Unit) is a specialpurpose microcontroller that coordinates the flow of multiple, simultaneous data streams between the IPU1, IPU2, OPU, ALU, and OBU.

The SIU is field-based when processing interlaced video data; that is, it distinguishes between the vertical sync pulses for each field and executes one of two different instruction sequences, causing multiple stream flows to appear concurrent.

RFU: Reference Frame Unit

The RFU provides simultaneous access to eight object buffers and four display windows. It has three subunits - the OBU, DWU, and MMU.

The OBU (Object Buffer Unit) specifies the size, location, operating mode, X and Y raster directions. FIFO association, chrominance and luminance channel masking, and output decimation for each object buffer. It allows each object buffer to be locked to either video source, or to be programmed to operate independently. Object buffers can also be placed anywhere within the linearly-addressable frame buffer.

The DWU (Display Window Unit) allows each display window to be any size or location. These display windows can overlap when the DVP is used with the CL-PX2080 MediaDAC™.

The MMU (Memory Management Unit) provides the frame buffer control interface for up to 8 megabytes of DRAM or VRAM.

July 1993






TABLE OF CONTENTS

LIST	OF TA	BLES .			7
CON	VENTI	ONS, A	BBREVIAT	TONS, AND TRADEMARKS	8
1.	PIN IN	FORMA	TION		.10
	1.1	Pin Diag	gram		.10
	1.2	DVP Fu	nctional Si	gnal Groups	.11
	1.3	Pin Ass	ignment Ta	able	.12
2.	DETA	ILED SK	GNAL DES	SCRIPTIONS	.14
	2.1	Host Int	erface — I	SA	. 14
	2.2	Host Int	erface — I	MCA	.15
	2.3	Host Int	erface — l	ocal Hardware	16
	2.4	Graphic	s Overlay	Interface	.17
	2.5	Video Ir	nterface		.18
	2.6			face	
	2.7			j	
3.	FUNC	TIONAL	DESCRIP	TION	.20
4.	DETA	ILED RE	GISTER	DESCRIPTIONS	.22
	4.1	HIU: Ho	st Interfac	e Unit	22
		4.1.1	HIU CSU	: Configuration Setup	23
		4.1.2	HIU_DBG	: Debug Control	24
		4.1.3	HIU_DRD	: Debug Read	24
		4.1.4		Interrupt Request	
		4.1.5	HIU_OCS	: Operation Control/Status	26
		4.1.6	HIU_RIN:	Register Index	27
		4.1.7	HIU_RDT:	: Register Data Port	28
		4.1.8	HIU_MDT	: Memory Data Port	28
		4.1.9		Interrupt Setup	
	4.2			nit	
		4.2.1		Interface Unit	30
			4.2.1.1	VIU_MCRp: VIU Master Control	30
			4.2.1.2	VIU_DPCf: Datapath Control	32
			4.2.1.3	VIU_WDT: Watchdog Timer	33
			4.2.1.4	VIU_TEST: Test Register	
		4.2.2		o Sync Unit	
			4.2.2.1	VSU_HSW: Horizontal Sync Width	
			4.2.2.2	VSU_HAP: Horizontal Active Delay	oo
			4.2.2.3 4.2.2.4	VSU_HP: Horizontal Period	
			4.2.2.4	VSU_VSW: Vertical Sync Width	
			4.2.2.5	VSU_VAD: Vertical Active Delay	
			4.2.2.7	VSU_VAP: Vertical Active Pixels	
			4.2.2.8	VSU_VP: Vertical Period	38
	4.3	VPI I: V		ssor Unit	
	5	4.3.1		al Control	
			4.3.1.1	VPU_MCR: VPU Master Control	

CL-PX2070 Digital Video Processor



4.3.2	IPU1: Inp	ut Processor Unit 1	. 45
	4.3.2.1	IPU1_PIX: Pixel Count	. 45
	4.3.2.2	IPU1_LIC: Line Count	. 45
	4.3.2.3	IPU1_FLC: Field Count	. 46
	4.3.2.4	IPU1_LIR: Line Count Interrupt Request	
	4.3.2.5	IPU1_FIR: Field Count Interrupt Request	. 46
	4.3.2.6	IPU1_LRB: LUT RAM Base Address	
	4.3.2.7	IPU1_LRD: LUT RAM Data	
	4.3.2.8	IPU1_MCRf: IPU1 Master Control	
	4.3.2.9	IPU1_XBnf: X Begin	
	4.3.2.10	IPU1_XEIf: X End	
	4.3.2.11	IPU1_XSnf: X Shrink	
	4.3.2.12	IPU1_YBnf: Y Begin	
	4.3.2.13	IPU1_YEIf: Y End	
	4.3.2.14	IPU1_YSnf: Y Shrink	
	4.3.2.15	IPU1_KFCf: Key Function Code	
	4.3.2.16	IPU1_MMxf: Chroma Key Max/Min	
4.3.3		ut Processing Unit 2	
	4.3.3.1	IPU2_PIX: Pixel Count	
	4.3.3.2	IPU2_LIC: Line Count	
	4.3.3.3	IPU2_FLC: Field Count	
	4.3.3.4	IPU2_LIR: Line Count Interrupt Request	
	4.3.3.5	IPU2_FIR: Field Count Interrupt Request	
	4.3.3.6	IPU2_MCRf: IPU2 Master Control	
	4.3.3.7 4.3.3.8	IPU2_XBIf: X Begin	
	4.3.3.8	IPU2_XEI1: X End	
	4.3.3.10	IPU2_YBIf: Y Begin	
4.3.4		IPU2_YEIf: Y End	
4.3.4	4.3.4.1	Jencer Instruction Unit	
		SIU_MCR: SIU Master Control	
	4.3.4.2 4.3.4.3	SIU_FCS: FIFO Control/Status	
	4.3.4.3	SIU_FOU: FIFO Overflow/Underflow	
	4.3.4.5	SIU_FAR: FIFO Auto Reset	
4.3.5		nmetic and Logic Unit	
4.5.5	4.3.5.1	ALU MCRf: ALU Master Control	
	4.3.5.2	ALU TOP: Tag Operation	
	4.3.5.3	ALU AV: Alpha Value	
	4.3.5.4	ALU LOPx: Logic Operation	
	4.3.5.5	ALU_CAx: Constant A	
	4.3.5.6	ALU_CBx: Constant B	
	4.3.5.7	ALU CCx: Constant C	
4.3.6		put Processing Unit	
	4.3.6.1	OPU_MCRf: OPU Master Control	
	4.3.6.2	OPU_XBI1: X Begin	
	4.3.6.3	OPU_XEIf: X End	
	4.3.6.4	OPU_YBIf: Y Begin	
	4.3.6.5	OPU YEIf: Y End	
4.3.7		erence Frame Unit	

July 1993







Digital	Video	Processor

		4.3.8	MMU: Me	emory Management Unit	73
			4.3.8.1	MMU_MCR: MMU Master Control	73
		4.3.9	OBU: Ob	ject Buffer Unit	74
			4.3.9.1	OBUo_MCR: Object Buffer Master Control	74
			4.3.9.2	OBUo_RFX: Object Buffer Reference Frame Size	75
		4.3.10	OBUo_LS	Sb: Object Buffer Linear Start Address	76
			4.3.10.1	OBUo BSa: Object Buffer Size	77
			4.3.10.2	OBUo_DEC: Object Buffer Decimate Control	78
		4.3.11	DWU: Dis	splay Window Unit	78
			4.3.11.1	DWU_MCR: Display Window Master Control	78
			4.3.11.2	DWU_HCR: Display Window Horizontal Control	80
			4.3.11.3	DWUd_DZF: Display Window Display Zoom Factor	81
			4.3.11.4	DWUd_RFX: Display Window Reference Frame Size	81
			4.3.11.5	DWUd_LSb: Display Window Linear Start Address	82
			4.3.11.6	DWUd_WSa: Display Window Size	82
			4.3.11.7		
5.	ELEC	TRICAL	. SPECIFI	CATIONS	84
	5.1	Absolu	te Maximu	ım Ratings	84
	5.2	DVP S	pecification	ns (Digital)	84
	5.3	AC Ch	aracteristic	cs/Timing Information	85
		5.3.1	Index of	Timing Information	
		5.3.2	ISA Bus	Timing	86
		5.3.3	MCA Bus	s Timing	88
		5.3.4	Local Ha	rdware Interface Timing	90
		5.3.5	Video Po	ort Timing	92
		5.3.6	Memory	Timing	94
6.	PAC	KAGE D		NS — 160-Lead PQFP	
7.				TION	
			NECHNIA	GISTERS — QUICK REFERENCE	400
	PENDI				

IND	EX OF	CONTR	OL REGIS	STERS	109
			TED EIEI I		

CL-PX2070 Digital Video Processor



LIST OF FIGURES

Figure 1-1.	DVP Pin Diagram	
Figure 4-1.	VSU Horizontal Sync Timing	
Figure 4-2.	VSU Vertical Sync Timing	
Figure 5-1.	ISA Bus — I/O Timing	
Figure 5-2.	MCA Bus — I/O Timing	
Figure 5-3.	MCA Bus — CDSFDBK* Timing	
Figure 5-4.	MCA Bus — CDSETUP* Timing	
Figure 5-5.	Local Hardware Interface — Write Timing	
Figure 5-6.	Local Hardware Interface — Read Timing	
Figure 5-7.	Video I/O Timing	
Figure 5-8.	STALL* and STALLRQ* Timing	
Figure 5-9.	Video and Graphics Port Timing	
Figure 5-10.	Read Transfer Cycle Timing	94
Figure 5-11.	CAS* Before RAS* Refresh Timing	
Figure 5-12.	Memory Read Timing	
Figure 5-13.	Memory Write Timing	
Figure 6-1.	DVP Package Information	
Figure 6-2.	DVP Package Information (Expanded View)	99
	LIST OF TABLES	

Table 4-1.	HIU Register Address Map	22
Table 4-2.	HIU Registers Accessed by the Register Data Port	
Table 5-1.	ISA Bus Timing	
Table 5-2.	MCA Bus Timing	
Table 5-3,	Local Hardware Interface — Write Timing	
Table 5-4.	Local Hardware Interface — Read Timing	
Table 5-5.	Video Port Timing	
Table 5-6.	Read Transfer Cycle Timing	
Table 5-7.	CAS* Before RAS* Refresh Timing	
Table 5-8.	Memory Read and Write Timing	

Digital Video Processor

CONVENTIONS, ABBREVIATIONS, AND TRADEMARKS

CONVENTIONS

VIU_DPCf	Register names containing lower case variables represent groups of registers with similar functions. For example, VIU_DPCf represents both Datapath Control registers — VIU_DPC1 (Datapath Control, Field 1) and VIU_DPC2 (Datapath Control, Field 2). In this data book, the following register variables are used:						
	а	(axis)	=	X, Y			
	b	(byte)	=	L (Low) or H (High)			
	С	(color space)	=	Y, U, V or R, G, B			
	d	(display window)	=	0:3			
	f	(field)	=	1:2			
	n	(number)	=	F (Fraction) or I (Integer)			
	0	(object buffer)	=	0:7			
	р	(port)	=	1:2			
	s	(SIM)	=	0:31			
	х	(channel)	=	Y, U, V			

ABBREVIATIONS, ACRONYMS, and MNEMONICS

ALU	Arithmetic and Logic Unit
CODEC	COde/DEcode or Compress/decompress
CPU	Central Processing Unit
CRT	Cathode Ray Tube
CTAG	Control TAG multiplexer signal
DRAM	Dynamic Random Access Memory
DWU	Display Window Unit
FBD	Frame Buffer Data
FIFO	First In, First Out
ISA	Industry Standard Architecture
I/O	Input/Output
LSA	Linear Start Address
JPEG	Joint Photographic Expert Group

8 PRELIMINARY DATA BOOK

CL-PX2070 Digital Video Processor



LSB	Least Significant Byte				
LSb	Least Significant bit				
LUT	Look-Up Table				
MCA	Micro Channel Architecture				
мми	Memory Management Unit				
MSB	Most Significant Byte				
MSb	Most Significant bit				
OPU	Output Processor Unit				
OTAG	Output TAG multiplexer signal				
IPU1	Input Processor Unit 1				
IPU2	Input Processor Unit 2				
POS	Programmable Option Select				
PQFP	Plastic Quad Flat Pack				
PSE	PreScaler Enable				
RGB	Red, Green, Blue				
RAM	Random Access Memory				
RFU	Reference Frame Unit				
SIM	Sequencer Instruction Memory				
SIU	Sequencer Instruction Unit				
VPU	Video Processor Unit				
VRAM	Video dynamic Random Access Memory				
YCbCr	Components of the CCIR601 color representation standard. Y = luminance; CbCr = chrominance Y-blue, chrominance Y-red				

TRADEMARKS

MediaDAC™ is a trademark of Pixel Semiconductor, Inc.

July 1993



Digital Video Processor

1. PIN INFORMATION

The CL-PX2070 DVP is available in a 160-lead Plastic Quad Flat Pack (PQFP) surface-mount package. It can be configured for ISA, MCA, and local hardware configurations, as shown in Figure 1-1.

NOTE: (*) denotes active-low signals.

1.1 Pin Diagram





Figure 1-1. DVP Pin Diagram

CL-PX2070
Digital Video Processor



1.2 DVP Functional Signal Groups



1.3 Pin Assignment Table

July 1993



Digital Video Processor

The following conventions are used in the pin assignment table:

(*) = active-low signal

| = input

O = output

PWR = power

TTL = the pad has standard TTL input threshold and output levels

OD = open drain, TTL inputs

4 = 4-mA sink and 2-mA source drive capability

24 = 24-mA sink and 8-mA source drive capability


NAME			PIN	TYPE	CELL	FUNCTION
HOST INTERI	FACE MCA	LOCAL				
Address/Data SAD[15:0]	AD[15:0]	 D[15:0]	48:62, 65 48:62, 65	I/O I/O	TTL, 4 TTL, 4	Address/Data Bus Data Bus
Control DEN*	DEN*	— RS1	44 44	OD I	TTL, 8 TTL	Data Buffer Enable Register Select
DDIR — IOR*	DDIR 	— NC IOR*	43 43 35	OD N/A I	TTL, 8 N/A TTL	Data Buffer Direction No Connect (must be left floating) I/O Read
 10W*	S1* —	iow*	35 36	i I	TTL TTL TTL	Status 1 I/O Write Status 0
AEN	S0* M/IO*		36 32 32	 	TTL TTL	Address Enable Memory or I/O Cycle
NC —	— — CDSFDBK*	CS* NC —	32 38 38	I N/A O	TTL N/A TTL, 4	Chip Select No Connect (must be left floating) Card Select Feedback
NC — IRQ	CDSETUP*	NC — IRQ	37 37 45	N/A I O	N/A TTL TTL, 4	No Connect (must be left floating) Card Setup Interrupt Request
CHRDY IO16*	CDCHRDY	CHRDY*	40 39	OD OD	TTL, 24 TTL, 24	Channel Ready 16-bit I/O Cycle
 NC	CDDS16* 	NC —	39 39 41	OD N/A N/A	TTL, 24 N/A N/A	Card Data Size No Connect (must be left floating) No Connect (must be left floating)
	CMD*	PCLK	41 41		TTL TTL	Command Processor Clock
RESET NC —	CDRESET ADL*	RESET 	42 33 33	N/A I	TTL N/A TTL	Reset No Connect (must be left floating) Address Latch
AUXCS*	— — CARDEN	RS2 	33 34 34	 	TTL TTL TTL	Register Select Auxiliary Chip Select Card Enable
	_	RS3	34	i	TTL	Register Select

Digital Video Processor



NAME	PIN	TYPE	CELL	FUNCTION
GRAPHICS (OVERLAY INTERFACE			
GPCLK	69	1	TTL	Graphics Pixel Clock
GVS	67	1	TTL	Graphics Vertical Sync
GHS	66	ı	TTL	Graphics Horizontal Sync
GBL	68	ł	TTL	Graphics Blanking
ZC[3:0]	80:77	0	TTL, 4	Zoom Control Bus
VIDEO INTEI	RFACE			
Data				•
V1D[15:0]	137:138, 141:153, 156	I/O	TTL, 4	V1 (Video Port 1) Data Bus
V2D[15:0]	3:12, 14:16, 19:20, 22	I/O	TTL, 4	V2 (Video Port 2) Data Bus
Control				,
V1VS	1	I/O	TTL, 4	V1 Vertical Sync
V2VS	27	I/O	TTL, 4	V2 Vertical Sync
V1HS	160	1/0	TTL, 4	V1 Horizontal Sync
V2HS	26	1/0	TTL, 4	V2 Horizontal Sync
V1BL	159	1/0	TTL, 4	V1 Horizontal/Composite Blanking
V2BL	25	VO	TTL, 4	V2 Horizontal/Composite Blanking
V1CLK	2	1	TTL	V1 Data Clock
V2CLK	29	i	TTL	V2 Data Clock
V1PH	158	i	TTL	V1 Phase
V2PH	24	i	TTL	
V2FFI V1IEN*		•		V2 Phase
	157	0	TTL, 4	V1 Input Enable
V2IEN*	23	0	TTL, 4	V2 Input Enable
STALLRQ*	31	1	TTL	Stall Request
STALL*	30	0	TTL, 4	Stall
	FER INTERFACE			
Address/Data				
FBD[31:0]	99, 101:102, 105:107, 109:125, 128:136	I/O	TTL, 4	Frame Buffer Data Bus
FBA[9:0] <i>Control</i>	98:94, 92:88	0	TTL, 8	Frame Buffer Address Bus
RAS[1:0]*	87:86	0	TTL, 8	Row Address Strobes
CAS[1:0]*	85:84	Ō	TTL, 8	Column Address Strobes
WE*	83	Ö	TTL, 12	Write Enable
DTE*	82	ŏ	TTL, 12	Data Transfer Enable
FRDY	81	Ĭ	TTL	FIFO Ready
SBCLK	76	0	TTL, 8	Serial Bus Clock
SOE[1:0]*	73:72	0	TTL, 8	Serial Port Output Enable
MCLK	73.72	ì	TTL, 8	
FCLK	71 70	0		Memory Clock
-CLK	70	U	TTL, 8	FIFO Write Clock
POWER AND				
VDD	18, 21, 46, 64, 75, 100, 103, 126, 140, 155	PWR	N/A	+5 VDC for Digital Logic and Interface Buffers
vss	13, 17, 28, 47, 63, 74, 93, 104, 108, 127, 139, 154	PWR	N/A	Ground for Digital Logic and Interface Buffers

July 1993





DETAILED SIGNAL DESCRIPTIONS

2.1 Host Interface — ISA

Signal	Pin	Type	Cell	Function					
SAD[15:0]	48:62, 65	1/0	TTL, 4	Address/Data Bus. Bidirectional, multiplexed address/data bus that transfers video data and operation status and commands between the host system and the DVP.					
DEN*	44	OD	TTL, 8	Data Buffer Enable. Description: Enables the host data bus buffer.					
DDIR	43	OD	TTL, 8	Data Buffer Direction. Specifies the direction of data flow on SAD[15:0]. On The host system is reading data from SAD[15:0]; The host system is writing data to SAD[15:0].					
IOR*	35	ı	TTL	I/O Read. 0 Specifies an I/O read cycle.					
IOW*	36	ı	TTL	I/O Write. 0 Specifies an I/O write cycle.					
AEN	32	ı	TTL	Address Enable. 0 I/O cycle in progress. 1 DMA cycle in progress.					
NC	38	N/A	N/A	No Connect. (must be left floating).					
NC	37	N/A	N/A	No Connect. (must be left floating).					
IRQ	45	0	TTL, 4	Interrupt Request. 1 The DVP is requesting service from the host system.					
CHRDY	40	OD	TTL, 24	Channel Ready. The DVP is not ready to complete the current host access cycle. The current host access cycle is complete.					
IO16*	39	OD	TTL, 24	16-bit I/O Cycle. O The DVP is able to respond as a 16-bit I/O data device for both read and write cycles.					
NC	41	N/A	N/A	No Connect. (must be left floating).					
RESET	42	ı	TTL	Reset. Stops all DVP activity and resets the hardware.					
NC	33	N/A	N/A	No Connect. (must be left floating).					
AUXCS*	34		TTL	Auxiliary Chip Select. When programmed for aux ISA mode, primary and secondary addresses are ignored; AUXCS* and SAD[3:1] select specific registers.					

Digital Video Processor



2.2 Host Interface — MCA

Signal	Pin	Туре	Cell	Function						
AD[15:0]	48:62, 65	1/0	TTL, 4	Address/Data Bus. Bidirectional, multiplexed address/data bus that transfers video data and operation status and commands between the host system and the DVP.						
DEN*	44	OD	TTL, 8	Data Buffer Enable. O Enables the host data bus buffer.						
DDIR	43	OD	TTL, 8	Data Buffer Direction. Specifies the direction of data flow on SAD[15:0]. The host system is reading data from SAD[15:0]; The host system is writing data to SAD[15:0].						
S1*	35	I	TTL	Status 1. Specifies current bus cycle (used with M/IO* and S0*).						
S0*	36	1	TTL	Status 0. Specifies current bus cycle (used with M/IO* and S1*).						
CDSFDBK*	32	0	TTL	Memory or I/O Cycle. Specifies current bus cycle current bus cycle (used with S0* and S1*): M/IO* S0* S1* 0						
·····				and status inputs. The DVP does not drive CDSFDBK* low during the configuration period (CDSETUP* = 0).						
CDSETUP*	37	I	TTL	Card Setup. O Specifies that the host system is accessing the configuration registers of the MCA adapter. To obtain adapter ID and configuration data (containing POS [Programmable Option Select] 100, 101, and 102), perform an I/O read cycle to the DVP.						
IRQ	45	0	TTL, 4	Interrupt Request. O The DVP is requesting service from the host system.						
CDCHRDY	40	OD	TTL, 24	Channel Ready. The DVP is ready to complete the current host access cycle.						
CDDS16*	39	OD	TTL, 24	Card Data Size. O The DVP is able to respond as a 16-bit I/O data device for both read and write cycles.						

July 1993



Digital Video Processor



2.2 Host Interface — MCA (cont.)

Signal	Pin	Type	Cell	Function
CMD*	41	1	TTL	Command. O Valid data is on AD[15:0] (write cycle); or DVP should place valid data on AD[15:0] (read cycle).
CDRESET	42	ı	TTL	Reset. 1 Stops all DVP activity and resets the hardware.
ADL*	33	I	TTL	Address Latch. O Demultiplexes the address from bus AD[15:0], and status from signals M/O*, S1*, and S0*. The address and status must be valid during the low-to-high transition.
CARDEN	34	ŀ	TTL	Card Enable. 1 Specifies that the data on bus AD[15:8] is valid.

2.3 Host Interface — Local Hardware

Signal	Pin	Type	Cell	Function					
D[15:0]	48:62, 65	I/O	TTL, 4	Data Bus. Bidirectional data bus that transfers video data between the host system and the DVP.					
RS[3:1]	34:33, 44	ı	TTL	Register Select. Specify the register address during a host access.					
NC	43	N/A	N/A	No Connect. (must be left floating).					
IOR*	35	I	TTL	VO Read. 0 Specifies an VO read cycle.					
IOW*	36	I	TTL	I/O Write. 0 Specifies an I/O write cycle.					
CS*	32	ı	TTL	Chip Select. 0 The host system is accessing the DVP.					
NC	38	N/A	N/A	No Connect. (must be left floating).					
NC	37	N/A	N/A	No Connect. (must be left floating).					
IRQ	45	0	TTL, 4	Interrupt Request. O The DVP is requesting service from the host system.					
CHRDY*	40	OD	TTL, 24	Channel Ready. O The DVP is ready to complete the current host access cycle.					
NC	39	N/A	N/A	No Connect. (must be left floating).					

Digital Video Processor



2.3 Host Interface — Local Hardware (cont.)

Signal	Pin	Туре	Cell	Function
PCLK	41	1	TTL	Processor Clock. Input clock that synchronizes the flow of data on bus D[15:0] during DMA data transfers.
RESET	42	1	TTL	Reset. 1 Stops all DVP activity and resets the hardware.

2.4 Graphics Overlay Interface

Signal	Pin	Type	Cell	Function
GPCLK	69	1	TTL	Graphics Pixel Clock. Clocks display output pixel data from the graphics controller.
GVS	67	I	TTL	Graphics Vertical Sync. Identifies the start of the vertical sync interval. A vertical sync pulse is generated once every field time for interlaced data, and once every frame time for non-interlaced data. Register DWU_MCR, bit GVSP specifies GVS as active high or active low.
GHS	66	ı	TTL	Graphics Horizontal Sync. Identifies the start of the horizontal sync interval. A horizontal sync pulse is generated once for each input line. Register DWU_MCR, bit GHSP specifies GHS as active high or active low.
GBL	68	I	TTL	Graphics Blanking. Identifies the blanking interval. Register DWU_MCR, bit GBP specifies GBL as active high or active low.
ZC[3:0]	80:77	0	TTL, 4	Zoom Control Bus (used only with CL-PX2080 MediaDAC™). Specifies to the MediaDAC™ the zoom factor to be used on the current data.



Digital Video Processor

2.5 Video Interface

Signal	Pin	Туре	Cell	Function	on					
V1D[15:0]	156, 153:141, 138:137	I/O	TTL, 4	V1 (Video Port 1) Data Bus.	VnD[15:0]. Bidirectional data bus that transfers video data between the DVP and an external device through video port Vn.					
V2D[15:0]	3:12, I/O TTL, 4 V2 (Video Port 2) 14:16, Data Bus. 19:20, 22		port viii							
V1VS	1	I/O	TTL, 4	V1 Vertical Sync.	VnVS. Identifies the start of the vertical					
V2VS	27	I/O	TTL, 4	V2 Vertical Sync.	sync interval. A vertical sync pulse is generated once every field time for interlaced data, and once every frame time for non-interlaced data. Register VIU_MCRp (bits OVSP/IVSP) specifies VnVS as active high or active low.					
V1HS	160	I/O	TTL, 4	V1 Horizontal Sync.	VnHS. Identifies the start of the horizon-					
V2HS	26	I/O	TTL, 4	V2 Horizontal Sync.	tal sync interval; register VIU_MCRp (bits OHSP/IHSP) specifies VnHS as active high or active low.					
V1BL	159	I/O	TTL, 4	V1 Horizontal/Composite Blanking.	VnBL. Identifies the blanking interval; register VIU_MCRp (bits OBP/IBP) specifies VnBL as active high or active					
V2BL	25	1/0	TTL, 4	V2 Horizontal/Composite Blanking.	low.					
V1CLK	2	l	TTL	V1 Data Clock.	VnCLK. Clocks bidirectional video data on bus VnD[15:0].					
V2CLK	29	I	TTL	V2 Data Clock.						
V1PH	158	1	TTL, 4	V1 Phase.	VnPH. Controls data qualification and					
V2PH	24	ı	TTL	V2 Phase.	duplexing of video data on VnD[15:0].					
V1IEN*	157	0	TTL, 4	V1 Input Enable.	VnIEN*. Specifies that the DVP is not					
V2IEN*	23	0	TTL, 4	V2 Input Enable.	driving bus VnD[15:0]. VnIEN* can be used as a tristate control by an external buffer connected to bus VnD[15:0].					
STALLRQ*	31	I	TTL	Stall Request. 0 Requests that to V2D[15:0] be s	the current transfer of video data on bus uspended.					
STALL*	30	0	TTL, 4	Stali. 0 The DVP has s	uspended transferring data on V2D[15:0].					



2.6 Frame Buffer Interface

Signal	Pin	Туре	Cell	Function
FBD[31:0]	136:128, 125:109, 107:105, 102:101, 99	I/O	TTL, 4	Frame Buffer Data Bus. Bidirectional data bus that transfers data between the DVP and the frame buffer.
FBA[9:0]	98:94, 92:88	0	TTL, 8	Frame Buffer Address Bus. Multiplexed output bus that specifies an address to the frame buffer. The row address is valid during the HIGH-to-LOW transition of signals RAS[1:0]*; the column address is valid during the high-to-low transition of CAS[1:0]*.
RAS[1:0]*	87:86	0	TTL, 8	Row Address Strobes. Instruct the frame buffer to latch the row address from bus FBA[9:0] during the HIGH-to-LOW transition.
CAS[1:0]*	85:84	0	TTL, 8	Column Address Strobes. Instruct the frame buffer to latch the column address from bus FBA[9:0] during the HIGH-to-LOW transition.
WE*	83	0	TTL, 12	Write Enable. Specifies a write cycle to the frame buffer.
DTE*	82	0	TTL, 12	Data Transfer Enable. Specifies a transfer cycle to the frame buffer (VRAMs only).
FRDY	81	1	TTL	FIFO Ready. (used only with CL-PX2080 MediaDAC™) Specifies that the input FIFO of the MediaDAC™ is ready to receive serial data from the frame buffer.
SBCLK	76	0	TTL, 8	Serial Bus Clock. Clocks serial data from the frame buffer (VRAMs only).
SOE[1:0]*	73:72	0	TTL, 8	Serial Port Output Enable. 0 Enable the frame-buffer serial data port output.
MCLK	71	I	TTL	Memory Clock. Synchronizes all frame buffer control signals.
FCLK	70	0	TTL, 8	FIFO Write Clock. (used only with CL-PX2080 MediaDAC™) Clocks serial data into the MediaDAC™.


2.7 Power and Ground

Signal	Pin	Туре	Function
VDD	18, 21, 46, 64, 75, 100, 103, 126, 140, 155	PWR	+5 VDC for Digital Logic and Interface Buffers. Each VDD pin must be connected directly to the VDD plane.
VSS	13, 17, 28, 47, 63, 74, 93, 104, 108, 127, 139, 154	PWR	Ground for Digital Logic and Interface Buffers. Each VSS pin must be connected directly to the ground plane.


July 1993

July 1993





20





Digital Video Processor

DETAILED REGISTER DESCRIPTIONS

This section lists and defines the CL-PX2070 DVP registers.

NOTE:

In order to maintain compatibility with future Pixel Semiconductor products, all reserved registers bits must be written as '0'. Data values in reserved register locations are not guaranteed on readback.

Register names containing lower-case variables represent groups of registers with similar functions. Refer to the Conventions table on page 8 for a list of DVP register variables.

4.1 HIU: Host Interface Unit

Table 4-1. HIU Register Address Map

Register	Pri. Map	Sec. Map	Definition	Used by I	Ref. Section		
HIU_0	27C0	0290 Register I/O Address 0		HIU_CSU HIU_DBG HIU_DRD	Configuration Setup Debug Control Debug Read	4.1.1, p. 23 4.1.2, p. 24 4.1.3, p. 24	
HIU_1	27C2	0292	Register I/O Address 1	HIU_OCS HIU_IRQ	Operation Control/Status Interrupt Request	4.1.5, p. 26 4.1.4, p. 25	
HIU_2	27C4	0294	Register I/O Address 2	HIU_RIN	Register Index	4.1.6, p. 27	
HIU_3	27C6	0296	Register I/O Address 3	HIU_RDT	Register Data Port	4.1.7, p. 28	
HIU_4	27C8	0298	Register I/O Address 4	HIU_MDT	Memory Data Port	4.1.8, p. 28	

Table 4-2. HIU Registers Accessed by the Register Data Port

Register	Index	Definition	Ref. Section
HIU_ISU	0001	Interrupt Setup	4.1.9, p. 29

Digital Video Processor



HIU_CSU: Configuration Setup

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

HIU_CSU is a read-only register that stores hardware configuration data for the DVP. An external configuration register must provide configuration data to bits 5:0 during the reset interval. HIU_CSU is shadowed by registers HIU_DBG and HIU_DRD.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD				VE	R		RS	VD		HSB		RSVD	FBT	PAS

Bit #	Access	Reset	Description							
15:12	R	0000	RSVD	Reserved (read as '0').						
11:8	R	0000	VER	DVP Device Version 0000 CL-PX2070 revision AB 0001 CL-PX2070, revision AC						
7:6	R	00	RSVD	Reserved (read as '00')						
5:3	R	111	HSB	Host System Bus. Specifies the type of host system connected to the DVP. OOO ISA bus OO1 MCA bus O10 Reserved O11 Local hardware interface 100 Aux ISA 101 Aux MCA 111 Local hardware interface XXX All other configurations reserved						
2	R	1	RSVD	Reserved (read as 1)						
1	R	1	FBT	Frame Buffer Jumper State. (Used only for software configuration. Does not affect internal DVP operation.) O DRAM 1 VRAM						
0	R	0	PAS	Port Address Select. Specifies the I/O address map that the host system should use when accessing the DVP. O Primary port map Secondary port map						

July 1993

65E D

9003364 0000086 525 PIXL

CL-PX2070



Digital Video Processor

4.1.2 HIU_DBG: Debug Control

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

HIU_DBG is a write-only register that controls the diagnostic mode of the DVP. Register HIU_OCS, field MDE enables access to this register when set to '1.' HIU_DBG is shadowed by register HIU_DRD.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Г			RS	VD			DRE					RSVD				

Bit#	Access	Reset	Descrip	otion
15:10	w	0h	RSVD	Reserved (read as '0').
9	W	0	DRE	Debug Read Enable. Enables access to shadow register HIU_DRD. O Disable debug read 1 Enable debug read
8:0	w	00h	RSVD	Reserved (read as '0').

4.1.3 HIU_DRD: Debug Read

I/O Address

27C0 (Primary Map)

0290 (Secondary Map)

See also:

HIU DBG: Debug Control, p. 24

HIU_OCS: Operation Control/Status, p. 26

SIU_MCR: SIU Master Control, p. 58

SIUs SIM: Sequencer Instruction Memory, p. 61

HIU DRD is a read-only register that provides diagnostic information, including the global Error Detection Trap, the current object buffer counters, and the SIU current index. HIU_DRD is a shadow register to HIU_CSU. Read access to this register is enabled when HIU_OCS, field MDE and HIU_DBG, field DRE are set to '1.'

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EDT		*****	XC					YÇ				-	SIMIN		

Bit #	Access	Reset	Description								
15	R	0	EDT	Error Detection Trap. This field is the logical OR of all FIFO overflow and underflow flags, and the watchdog timeout. No error Error detected							
14:10	R	0h	хс	X Counter. Upper 5 bits of X Counter (Single-Step Mode). (0-1Fh)							
9:5	R	0h	YC	Y Counter. Upper 5 bits of Y Counter (Single-Step Mode). (0-1Fh)							
4:0	R	0h	SIMIN	Sequence Instruction Memory Current Index (0-1Fh)							

PRELIMINARY DATA BOOK

Digital Video Processor



4.1.4 HIU_IRQ: Interrupt Request

I/O Address 27C2 (Primary Map)

0292 (Secondary Map)

See also:

HIU_OCS: Operation Control/Status, p. 26

HIU_ISU: Interrupt Setup, p. 29

HIU_IRQ is a read-only register that accesses all interrupt requests generated by the IPU1, IPU2, OBU, the watchdog timer, and the FIFO overflow and underflow flags. An interrupt service routine typically uses HIU_IRQ to determine the interrupt request source(s). HIU_IRQ shadows register HIU_OCS, HIU_OCS, field SRC must be set to '1' to enable this register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RS\						ОВТ	IP2C	IP1C	FUN	FOV	WDT

Bit #	Access	Reset	Descri	otion
15:6	R	0h	RSVD	Reserved (read as '0').
5	R	0	OBT	Object Buffer Termination (auto reset on read). No interrupt request Specifies that an object buffer termination condition occurred in the OBU.
4	R	0	IP2C	IPU2 Counter (auto reset on read). No interrupt request Specifies that a line, field, or vertical sync pulse interrupt request occurred in the IPU2.
3	R	0	IP1C	IPU1 Counter (auto reset on read). No interrupt request Specifies that a line, field, or vertical sync pulse interrupt request occurred in the IPU1.
2	R	0	FUN	FIFO Underflow (auto reset on read). No interrupt request Specifies that an underflow condition occurred in a FIFO. (See SIU_FOU: FIFO Overflow/Underflow, p. 60.)
1	R	0	FOV	FIFO Overflow (auto reset on read). No interrupt request Specifies that an overflow condition occurred in a FIFO. (See SIU_FOU: FIFO Overflow/Underflow, p. 60.)
0	R	0	WDT	Watchdog Timer to generate signal IRQ (auto reset on read). No interrupt request Specifies that a timeout condition occurred in VIU_WDT.

July 1993



Digital Video Processor

4.1.5 HIU_OCS: Operation Control/Status

I/O Address

27C2h (Primary Map)

0292 (Secondary Map)

Register HIU_OCS controls the operating mode of the DVP and provides status indicators. HIU_OCS is shadowed during read cycles by register HIU_IRQ.

NOTE:

Modifications to registers designated as posted do not affect the operation of the DVP until a post command is issued either manually using bit PMC, or automatically by the SIU. Automatic posting typically occurs between field or frame times.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	FDNE	FFNF	RSVD	SRC	MDE	DPC	MPC	PMC	RS	VD	SR		IE	М	j

Bit #	Access	Reset	Descrip	otion
15	R	0	RSVD	Reserved (read as '0').
14	R	0	FDNE	FIFO D Nearly Empty. 1 FIFO D is within 16 pixels of being empty
13	R	0	FFNF	FIFO F Nearly Full. 1 FIFO F is within 16 pixels of being full
12	R	0	RSVD	Reserved (read as '0').
11	R/W	0	SRC	Status Read Select. Specifies register to access during a read cycle. O Read status from register HIU_OCS 1 Read status from shadow register HIU_IRQ
10	R/W	0	MDE	Master Debug Enable. O Disable debug support registers HIU_DBG and HIU_DRD 1 Enable access to registers HIU_DBG and HIU_DRD
9	R/W	0	DPC	Display Window Posting Operation Control (auto reset). Enables the register posting mode of the DWU. O Disable posting 1 Enable posting (auto reset on post)
8	R/W	0	MPC	Master Posting Control (auto reset). Enables all DVP register posting logic. O Disable posting 1 Enable posting (auto reset on post)
7	R/W	0	PMC	Posting Mode Control. O Specifies normal register posting operation (waits for vertical sync) 1 Forces immediate post all registers (DPC, MPC must = '1')
6:5	R/W	0	RSVD	Reserved (read as '0').

Digital Video Processor



Bit #	Access	Reset	Descri	otion
4	R/W	0	SR	Soft Reset. Causes a soft reset to be performed on all internal units. All registers are reset to 0, all FIFOs are cleared, and all counters are set to 0. Output signals are not placed in three-state. O No reset performed Perform soft reset
3:0	R/W	0000	IEM	Interrupt Enable Mask. Enables interrupt requests. When more than one interrupt source is enabled, the requests are ORed — any source can assert signal IRQ. See Section 4.1.9 on page 29 for additional information on the interrupt system. O001 Enable counter to generate signal IRQ O100 Enable watchdog to generate signal IRQ O100 Enable object buffer termination to generate signal IRQ 1000 Enable FIFO overflow/underflow to generate signal IRQ

4.1.6 HIU_RIN: Register Index

I/O Address

27C4 (Primary Map)

0294 (Secondary Map)

Register HIU_RIN specifies the index value of the next register to be accessed. An optional control (bit AIC) automatically increments the index address on consecutive read or write cycles.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AIC								RIN							

Bit #	Access	Reset	Descr	iption
15	R/W	0h	AIC	Automatic Increment Control (index address). 0 Disable 1 Enable
14:0	R/W	0h	RIN	Register Index. (0-7FFFh)

July 1993

65E D

9003364 0000090 T56 PIXL

Pixel Semiconductor A Cirrus Logic Company

CL-PX2070 Digital Video Processor

0

0

4.1.7 HIU_RDT: Register Data Port

I/O Address

27C6 (Primary Map) 0296 (Secondary Map)

HIU_RDT is the register data port. Registers are index-mapped to HIU_RDT by HIU_RIN.

2 6 1 15 14 13 12 11 10 4 DIO

Bit # **Access Reset** Description

15:0 R/W 0h DIO Register Data I/O

4.1.8 HIU_MDT: Memory Data Port

I/O Address

27C8 (Primary Map) 0298 (Secondary Map)

I/O port HIU MDT accesses the frame buffer. To maintain data integrity when reading or writing to this port, first check the status of the appropriate FIFO.

14 7 15 13 12 11 10 8 6

MIO

Bit# Reset Description Access

R/W MIO 15:0 0h Memory Data I/O

Digital Video Processor



4.1.9 HIU ISU: Interrupt Setup

I/O Address HIU, RDT Index 0001

Register HIU ISU specifies the interrupt modes for the IPU1, IPU2, and the OBU. Any interrupt requests generated in the IPU1, IPU2, and OBU must also be enabled through register HIU OCS, field IEM.

IPU interrupts are combined with an AND function. If more than one interrupt source is enabled within an IPnS field, all sources must be active before an interrupt request is posted.

The interrupt sources in the OBIS field use an OR function. If more than one interrupt source is selected, any one active source can trigger an interrupt.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[RSVD		IP2S			IP1S			OBIS								

Bit #	Access	Reset	Descrip	tion
15:14	R/W	00	RSVD	Reserved (read as '0').
13:11	R/W	000	IP2S	IPU2 Interrupt Select. Specifies the IPU2 line count, field count, and input vertical sync pulse combination required to generate an interrupt request. 001 Interrupt on line count 010 Interrupt on field count 100 Interrupt on vertical sync
10:8	R/W	000	IP1S	IPU1 Interrupt Select. Specifies the IPU1 line count, field count, and input vertical sync pulse combination required to generate an interrupt request. 001 Interrupt on line count 010 Interrupt on field count 100 Interrupt on vertical sync
7:0	R/W	Oh	OBIS	Object Buffer Termination Interrupt Request. Specifies the OBU object buffer termination conditions combination required to generate interrupt request signal IRQ. O1h Object buffer 0 termination O2h Object buffer 1 termination O4h Object buffer 2 termination O8h Object buffer 3 termination 10h Object buffer 4 termination 20h Object buffer 5 termination 40h Object buffer 6 termination 80h Object buffer 7 termination

July 1993



CL-PX2070 Digital Video Processor

4.2 VBU: Video Bus Unit

Register	Index	Definition	Posted?	Ref. Section
VIU: Video Inte	erface Unit			4.2.1, p. 30
VIU_MCR1	1000	VIU Master Control V1		4.2.1.1, p. 30
VIU_MCR2	1001	VIU Master Control V2		4.2.1.1, p. 30
VIU_DPC1	1002	Datapath Control, Field 1	POSTED	4.2.1.2, p. 32
VIU_DPC2	1003	Datapath Control, Field 2	POSTED	4.2.1.2, p. 32
VIU_WDT	1004	Watchdog Timer	POSTED	4.2.1.3, p. 33
VIU_TEST	1006	Test Register		4.2.1.4, p. 34
VSU: Video Sy	nc Unit			4.2.2, p. 35
VSU_HSW	1100	Horizontal Sync Width	POSTED	4.2.2.1, p. 35
VSU_HAD	1101	Horizontal Active Delay	POSTED	4.2.2.2, p. 36
VSU_HAP	1102	Horizontal Active Pixels	POSTED	4.2.2.3, p. 36
VSU_HP	1103	Horizontal Period	POSTED	4.2.2.4, p. 36
vsu_vsw	1104	Vertical Sync Width	POSTED	4.2.2.5, p. 37
VSU_VAD	1105	Vertical Active Delay	POSTED	4.2.2.6, p. 37
VSU_VAP	1106	Vertical Active Pixels	POSTED	4.2.2.7, p. 38
VSU_VP	1107	Vertical Period	POSTED	4.2.2.8, p. 38

4.2.1 VIU: Video Interface Unit

4.2.1.1 VIU MCRp: VIU Master Control

I/O Address

HIU_RDT

Index

1000 (VIU_MCR1: VIU Master Control V1) 1001 (VIU_MCR2: VIU Master Control V2)

Registers VIU_MCR1 and VIU_MCR2 specify the functional and I/O characteristics of Video Port Interfaces 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STM	OFP	oss		OVSP	OHSP	ОВР	ОВТ	IFP	ISS	IVSP	IHSP	IBP	IBT	Ю	М

PRELIMINARY DATA BOOK

Digital Video Processor



D# #	Access		Description
B17 #	Access	Hes	Describtion

Bit#	Access	Res	Description									
15	R/W	0	STM	Stall Mode (VIU_MCR2 only). 0 Disabled 1 Enabled								
14	R/W	0	OFP	Output Video Field Polarity. 0 Normal polarity 1 Inverted polarity								
13:12	R/W	00	OSS	Output Video Sync Source. OU VnVS, VnHS, and VnBL input to DVP OU VnVS, VnHS input to DVP; VnBL output from OPU OUTPUT VnVS, VnHS, and VnBL output from VSU VnVS, VnHS output from VSU, VnBL output from OPU								
11	R/W	0	OVSP	Output Video Vertical Sync Polarity. Specifies VnVS polarity when output. O Active low Active high								
10	R/W	0	OHSP	Output Video Horizontal Sync Polarity. Specifies VnHS polarity when output. O Active low 1 Active high								
9	R/W	0	OBP	Output Video Blank Polarity. Specifies VnBL polarity when output. O Active low 1 Active high								
8	R/W	0	OBT	Output Video Blank Type. Specifies VnBL type when output. O Horizontal blank Composite blank								
7	R/W	0	IFP	Input Video Field Polarity. 0 Active low 1 Active high								
6	R/W	0	ISS	Input Video Sync Source. 0 VnVS, VnHS, and VnBL input to DVP 1 VnVS, VnHS, and VnBL output from DVP								
5	R/W	0	IVSP	Input Video Vertical Sync Polarity. Specifies VnVS polarity when input. O Active low 1 Active high								
4	R/W	0	IHSP	Input Video Horizontal Sync Polarity. Specifies VnHS polarity when input. O Active low 1 Active high								
3	R/W	0	IBP	Input Video Blank Polarity. Specifies VnBL polarity when input. O Active low 1 Active high								
2	R/W	0	IBT	Input Video Blank Type. Specifies VnBL type when input. 0 Horizontal blank 1 Composite blank								
1:0	R/W	00	ЮМ	V1/V2 Input/Output Mode. 00 Input only 01 Output only 10 Duplex, output on VnPH high 11 Duplex, output on VnPH low								

July 1993

65E D ■ 9003364 0000094 6T1 ■PIXL

CL-PX2070

Digital Video Processor



4.2.1.2 VIU_DPCf: Datapath Control

POSTED

I/O Address

HIU RDT

Index

1002 (VIU_DPC1: Datapath Control, Field 1) 1003 (VIU_DPC2: Datapath Control, Field 2)

Registers VIU_DPC1 and VIU_DPC2 specify the flow of stream data and the source of control sync references for the IPU1, the IPU2, and the OPU for fields 1 and 2.

5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD					VSUDC			IPU1DC			IPU2DC			ODC	1

Bit #	Access	Reset	Descrip	tion
15:12	R/W	0000	RSVD	Reserved (read as '0').
11:9	R/W	000	VSUDC	VSU Datapath Control 000 V1 sources clock 001 V1 sources clock, V1PH qualified 010 V2 sources clock 011 V2 sources clock, V2PH qualified 100 MCLK+3 (sequencer clock) timebase 101 MCLK+6 timebase XXX All other configurations reserved
8:6	R/W	000	IPU1DC	IPU1 Datapath Control. Specifies the source of control sync references and input stream data for the IPU1. 000 V1 sources sync and data 001 V1 sources sync and data, V1PH qualified 010 V2 sources sync and data 011 V2 sources sync and data, V2PH qualified 100 OPU sources data, MCLK+3 HS timebase, VSU sources sync 101 OPU sources data, MCLK+6 HS timebase, VSU sources sync XXX All other configurations reserved
5:3	R/W	000	IPU2DC	IPU2 Datapath Control. Specifies the source of control sync references and input stream data for the IPU2. 000 V1 sources sync and data 001 V1 sources sync and data, V1PH qualified 010 V2 sources sync and data 011 V2 sources sync and data, V2PH qualified 100 OPU sources data, MCLK+3 HS timebase, VSU sources sync 101 OPU sources data, MCLK+6 HS timebase, VSU sources sync 110 HIU sources data directly to FIFO F, no sync controls 111 Reserved

32

PRELIMINARY DATA BOOK

Digital Video Processor



Bit #	Access	Reset	Descri	escription								
2:0	R/W	000	ODC	OPU Datapath Control. Specifies the source of control sync references and the destination of output stream data from the OPU. V1 sources sync V1 sources sync, V1PH qualified V2 sources sync V2 PH qualified VSU sources sync, MCLK+3 timebase VSU sources sync, MCLK+6 timebase HIU receives data directly from FIFO D, no sync controls Reserved								

VIU_WDT: Watchdog Timer 4.2.1.3

POSTED

I/O Address HIU RDT

Index 1004

Register VIU WDT controls watchdog timer operation, and specifies the field toggle mode of the SIU.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	RSVD	ммѕ		MFTS		WTE					TM	TUC				

Bit #	Access	Reset	Descrip	tion							
15	R/W	0	RSVD	Reserved (read as '0').							
14	R/W	0	MMS	Manual Mode Start. Writing 0, then 1 while MFTS is programmed to 6h initiates a field toggle in manual mode.							
13:11	R/W	000	MFTS	Master Field Toggle Select. Specifies the field toggle mode for the SIU. The field toggles on the leading edge of vertical sync. 000 Field timing from V1VS input 001 Field timing from V1VS output 010 Field timing from V2VS input 011 Field timing from V2VS output 100 Field timing from watchdog timer 101 Field timing from VSU vertical sync 110 Field timing from manual mode start 111 Reserved							
10	R/W	0	WTE	Watchdog Timer Enable. 0 Disable watchdog timer 1 Enable watchdog timer							
9:0	R/W	0h	TMOUT	Timeout. Specifies the watchdog timer interval. The timebase interval is MCLK prescaled by a factor of 49,152 (3 * 214). (0-3FFh)							

July 1993

9003364 0000096 474 PIXL 65E D

CL-PX2070

Digital Video Processor



4.2.1.4 VIU_TEST: Test Register

I/O Address

HIU_RDT

1006 Index

VIU_TEST is a read-only test register for diagnostic use and software debugging. It allows user to monitor conditions between IPU1, IPU2, OPU, and VIU.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MF	MFID	1	RSVD		OBIN	ovs	OHS	OBL	OFID	I2VS	I2BL	12FID	I1VS	I1BL	I1FID

Bit #	Access	Reset	Descri	otion
15	R	0	MF	Master Field. Specifies which SIU loop is being executed. SIU_MCR, field SI1 SIU_MCR, field SI2
14	R	0	MFID	Master Field ID. Monitors the state of the VIU_WDT Master Field Tog- gle Select condition. Inverted from selected source field ID. For exam- ple, if V1 and IPU1 are selected, this bit is inverted from I1FID. See Section 4.2.1.3 on page 33.
13:11	R	000	RSVD	Reserved.
10	R	0	OBIN	Blank in from OPU based on the clipping values programmed into registers OPU_XBI1, OPU_XEI1, OPU_YBI1, and OPU_YEI1.
9	R	0	ovs	OPU Vertical Sync.
8	R	0	OHS	OPU Horizontal Sync.
7	R	0	OBL	OPU Blank.
6	R	0	OFID	OPU Field ID. Value depends on OPU field polarity (specified by OPU_MCRf, bit FPS).
5	R	0	12VS	IPU2 Vertical Sync.
4	R	0	I2BL	IPU2 Blank.
3	R	0	12FID	IPU2 Field ID. Value depends on IPU2 field polarity (specified by IPU2_MCRf, bit FPS).
2	R	0	IIVS	IPU1 Vertical Sync.
1	R	0	I1BL	IPU1 Blank.
0	R	0	I1FID	IPU1 Field ID. Value depends on IPU1 field polarity (specified by IPU1_MCRf, bit FPS).

Digital Video Processor



4.2.2 VSU: Video Sync Unit

The following sections describe the VSU registers, shown in Figure 4-1 and Figure 4-2.




Figure 4-1. VSU Horizontal Sync Timing




Figure 4-2. VSU Vertical Sync Timing

4.2.2.1 VSU HSW: Horizontal Sync Width

POSTED

I/O Address HIU_RDT Index 1100

Register VSU_HSW specifies the width of the horizontal sync pulse generated by the internal sync generator. The timebase is specified by registers VIU_DPCf, bits IPU1DC and IPU2DC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD											HSW				

Bit #	Access	Reset	Description							
15:7	R/W	0h	RSVD	Reserved (read as '0').						
6:0	R/W	0h	HSW	Horizontal Sync Width. (0-7Fh) (20h - 7Fh in loopback mode)						

July 1993

65E D

9003364 0000098 247 **P**IXL



CL-PX2070 Digital Video Processor

4.2.2.2 VSU HAD: Horizontal Active Delay

POSTED

I/O Address HIU_RDT

Index 1101

Register VSU HAD specifies the delay from the start of the horizontal sync pulse generated by the internal sync generator to the beginning of the horizontal active interval. The timebase is specified by VIU DPCf, bits IPU1DC and IPU2DC. VSU HAD must equal VSU HSW+3 when OPU MCRf, bit LSM = 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD										HA	4 D				

Bit #	Access	Reset	Description						
15:10	R/W	0h	RSVD	Reserved (read as '0').					
9:0	R/W	0h	HAD	Horizontal Active Delay. (0-3FFh)					

4.2.2.3 VSU HAP: Horizontal Active Pixels

POSTED

I/O Address HIU RDT

Index 1102

Register VSU_HAP specifies the width of the horizontal active interval generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by VIU_DPCf, bits IPU1DC and IPU2DC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								HAP					

Bit #	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	HAP	Horizontal Active Pixels (0-3FFh)

4.2.2.4 VSU_HP: Horizontal Period

POSTED

I/O Address HIU_RDT Index 1103

Register VSU_HP specifies the width of the horizontal sync period generated by the internal sync generator. The timebase is input memory clock signal MCLK prescaled by a factor of 3 or 6, as specified by VIU DPCf, bits IPU1DC and IPU2DC.

PRELIMINARY DATA BOOK

37

CL-PX2070

Digital Video Processor



NOTE: The number entered in HP must be one less than the desired interval.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD							Н	Р				

Bit #	Access	Reset	Descrip	otion
15:10	R/W	0h	RSVD	Reserved (read as '0').
9:0	R/W	0h	HP	Desired Horizontal Period = (0-3FFh) - 1

4.2.2.5 VSU_VSW: Vertical Sync Width

POSTED

I/O Address HIU_RDT

Index 1104

Register VSU_VSW specifies the width of the vertical sync pulse generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU_HP.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ					RSVD								VSW			

Bit #	Acces	s Reset	Descri	otion
15:7	R/W	0h	RSVD	Reserved (read as '0').
6:0	R/W	0h	vsw	Vertical Sync Width (0-7Fh)

4.2.2.6 VSU VAD: Vertical Active Delay

POSTED

I/O Address HIU_RDT

Index 1105

Register VSU_VAD specifies the delay from the start of the vertical sync pulse generated by the internal sync generator to the beginning of the vertical active interval. The timebase is the horizontal sync interval specified by register VSU_HP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD							VA	ND.				

Bit #	Access	Reset	Descrip	otion
15:10	R/W	0h	RSVD	Reserved (read as '0').
9:0	R/W	0h	VAD	Vertical Active Delay. (0-3FFh)

July 1993 PRELIMINARY DATA BOOK



Digital Video Processor

4.2.2.7 VSU VAP: Vertical Active Pixels

POSTED I/O Address

HIU RDT

Index

1106

Register VSU VAP specifies the width of the vertical active interval generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU_HP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								VAP					

Bit #	Access	Reset	Descrip	ption	
15:11	R/W	0h	RSVD	Reserved (read as '0').	
10:0	R/W	0h	VAP	Vertical Active Pixels. (0-7FFh)	

VSU VP: Vertical Period 4.2.2.8

POSTED

I/O Address HIU_RDT

Index 1107

Register VSU_VP specifies the width of the vertical sync period generated by the internal sync generator. The timebase is the horizontal sync interval specified by register VSU HP. This register also provides the enable and single sweep controls for the internal sync generator.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SGE	SSE	VFL	RS	VD						VP					

Bit #	Access	Reset	Descrip	otion
15	R/W	0	SGE	Sync Generator Enable. (Enabled when SSE = 1.) Another single sweep occurs (SGE resets to '0' at the end of the sweep)
14	R/W	0	SSE	Single Sweep Enable. Enables single sweep mode. O SGE ignored SGE enabled
13	R/W	0	VFL	Video Field Lock. No field lock Field-locks (synchronizes) VSU to the incoming field of the video source selected as the master in register VIU_WDT, bit MFTS; allows an internal process that may run much faster to remain in sync with an incoming stream.
12	R/W	0000	RSVD	Reserved (read as '0').
9:0	R/W	0h	VP	Vertical Active Count. (0-7FFh)

38 PRELIMINARY DATA BOOK

Digital Video Processor



4.3 VPU: Video Processor Unit

Name	Index	Definition	Posted?	Ref. Section
VPU Global Conf	trol			4.3.1, p. 44
VPU_MCR	2000	VPU Master Control	POSTED	4.3.1.1, p. 44
IPU1: Input Proc	essor Unit	1		4.3.2, p. 45
IPU1_PIX	2100	Pixel Count	_	4.3.2.1, p. 45
IPU1_LIC	2101	Line Count	_	4.3.2.2, p. 45
IPU1_FLC	2102	Field Count		4.3.2.3, p. 46
IPU1_LIR	2103	Line Count Interrupt Request	_	4.3.2.4, p. 46
IPU1_FIR	2104	Field Count Interrupt Request		4.3.2.5, p. 46
IPU1_LRB	2200	LUT RAM Base Address		4.3.2.6, p. 47
IPU1_LRD	2201	LUT RAM Data		4.3.2.7, p. 47
IPU1_MCR1	3000	IPU1 Master Control, Field 1	POSTED	4.3.2.8, p. 48
IPU1_XBF1	3001	X Begin Fraction, Field 1	POSTED	4.3.2.9, p. 49
IPU1_XBI1	3002	X Begin Integer, Field 1	POSTED	4.3.2.9, p. 49
IPU1_XEI1	3003	X End Integer, Field 1	POSTED	4.3.2.10, p. 50
IPU1_XSF1	3004	X Shrink Fraction, Field 1	POSTED	4.3.2.11, p. 50
IPU1_XSI1	3005	X Shrink Integer, Field 1	POSTED	4.3.2.11, p. 50
IPU1_YBF1	3006	Y Begin Fraction, Field 1	POSTED	4.3.2.12, p. 51
IPU1_YBI1	3007	Y Begin Integer, Field 1	POSTED	4.3.2.12, p. 51
IPU1_YEI1	3008	Y End Integer, Field 1	POSTED	4.3.2.13, p. 51
IPU1_YSF1	3009	Y Shrink Fraction, Field 1	POSTED	4.3.2.14, p. 52
IPU1_YSI1	300a	Y Shrink Integer, Field 1	POSTED	4.3.2.14, p. 52
IPU1_KFC1	300b	Key Function Code, Field 1	POSTED	4.3.2.15, p. 52
IPU1_MMY1	300с	Chroma Key Y/R Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MMU1	300d	Chroma Key U/G Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MMV1	300e	Chroma Key V/B Max/Min, Field 1	POSTED	4.3.2.16, p. 53
IPU1_MCR2	3100	IPU1 Master Control, Field 2	POSTED	4.3.2.8, p. 48
IPU1_XBF2	3101	X Begin Fraction, Field 2	POSTED	4.3.2.9, p. 49
IPU1_XBI2	3102	X Begin Integer, Field 2	POSTED	4.3.2.9, p. 49

July 1993

CL-PX2070 Digital Video Processor



4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
IPU1_XEI2	3103	X End Integer, Field 2	POSTED	4.3.2.10, p. 50
IPU1_XSF2	3104	X Shrink Fraction, Field 2	POSTED	4.3.2.11, p. 50
IPU1_XSI2	3105	X Shrink Integer, Field 2	POSTED	4.3.2.11, p. 50
IPU1_YBF2	3106	Y Begin Fraction, Field 2	POSTED	4.3.2.12, p. 51
IPU1_YBI2	3107	Y Begin Integer, Field 2	POSTED	4.3.2.12, p. 51
IPU1_YEI2	3108	Y End Integer, Field 2	POSTED	4.3.2.13, p. 51
IPU1_YSF2	3109	Y Shrink Fraction, Field 2	POSTED	4.3.2.14, p. 52
IPU1_YSI2	310a	Y Shrink Integer, Field 2	POSTED	4.3.2.14, p. 52
IPU1_KFC2	310b	Key Function Code, Field 2	POSTED	4.3.2.15, p. 52
IPU1_MMY2	310c	Chroma Key Y/R Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU1_MMU2	310d	Chroma Key U/G Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU1_MMV2	310e	Chroma Key V/B Max/Min, Field 2	POSTED	4.3.2.16, p. 53
IPU2: Input Pro	cessor Unit	2		4.3.3, p. 54
IPU2_PIX	2300	Pixel Count		4.3.3.1, p. 54
IPU2_LIC	2301	Line Count	_	4.3.3.2, p. 54
IPU2_FLC	2302	Field Count	_	4.3.3.3, p. 54
IPU2_LIR	2303	Line Count Interrupt Request		4.3.3.4, p. 55
IPU2_FIR	2304	Field Count Interrupt Request	_	4.3.3.5, p. 55
IPU2_MCR1	3200	IPU2 Master Control, Field 1	POSTED	4.3.3.6, p. 56
IPU2_XBI1	3202	X Begin Integer, Field 1	POSTED	4.3.3.7, p. 56
IPU2_XEI1	3203	X End Integer, Field 1	POSTED	4.3.3.8, p. 57
IPU2_YBI1	3207	Y Begin Integer, Field 1	POSTED	4.3.3.9, p. 57
IPU2_YEI1	3208	Y End Integer, Field 1	POSTED	4.3.3.10, p. 58
IPU2_MCR2	3300	IPU2 Master Control, Field 2	POSTED	4.3.3.6, p. 56
IPU2_XBI2	3302	X Begin Integer, Field 2	POSTED	4.3.3.7, p. 56
IPU2_XEI2	3303	X End Integer, Field 2	POSTED	4.3.3.8, p. 57
IPU2_YBI2	3307	Y Begin Integer, Field 2	POSTED	4.3.3.9, p. 57
IPU2_YEI2	3308	Y End Integer, Field 2	POSTED	4.3.3.10, p. 58

40

PRELIMINARY DATA BOOK

Digital Video Processor



4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
SIU: Sequencer In	struction U	nit	_	4.3.4, p. 58
SIU_MCR	2800	SIU Master Control	_	4.3.4.1, p. 58
SIU_FCS	2801	FIFO Control/Status	_	4.3.4.2, p. 59
SIU_FOU	2802	FIFO Overflow/Underflow		4.3.4.3, p. 60
SIU_FAR	4001	FIFO Auto Reset		4.3.4.5, p. 62
SIU0_SIM	2e00	Sequencer Instruction Memory 0	_	4.3.4.4, p. 61
SIU1_SIM	2e01	Sequencer Instruction Memory 1	<u> </u>	4.3.4.4, p. 61
SIU2_SIM	2e02	Sequencer Instruction Memory 2	_	4.3.4.4, p. 61
SIU3_SIM	2e03	Sequencer Instruction Memory 3		4.3.4.4, p. 61
SIU4_SIM	2e04	Sequencer Instruction Memory 4		4.3.4.4, p. 61
SIU5_SIM	2e05	Sequencer Instruction Memory 5	***	4.3.4.4, p. 61
SIU6_SIM	2e06	Sequencer Instruction Memory 6		4.3.4.4, p. 61
SIU7_SIM	2e07	Sequencer Instruction Memory 7	-	4.3.4.4, p. 61
SIU8_SIM	2e08	Sequencer Instruction Memory 8	_	4.3.4.4, p. 61
SIU9_SIM	2e09	Sequencer Instruction Memory 9	_	4.3.4.4, p. 61
SIU10_SIM	2e0a	Sequencer Instruction Memory 10		4.3.4.4, p. 61
SIU11_SIM	2e0b	Sequencer Instruction Memory 11	_	4.3.4.4, p. 61
SIU12_SIM	2e0c	Sequencer Instruction Memory 12		4.3.4.4, p. 61
SIU13_SIM	2e0d	Sequencer Instruction Memory 13		4.3.4.4, p. 61
SIU14_SIM	2e0e	Sequencer Instruction Memory 14		4.3.4.4, p. 61
SIU15_SIM	2e0f	Sequencer Instruction Memory 15		4.3.4.4, p. 61
SIU16_SIM	2e10	Sequencer Instruction Memory 16	_	4.3.4.4, p. 61
SIU17_SIM	2e11	Sequencer Instruction Memory 17	_	4.3.4.4, p. 61
SIU18_SIM	2e12	Sequencer Instruction Memory 18	_	4.3.4.4, p. 61
SIU19_SIM	2e13	Sequencer Instruction Memory 19	_	4.3.4.4, p. 61
SIU20_SIM	2e14	Sequencer Instruction Memory 20	_	4.3.4.4, p. 61
SIU21_SIM	2e15	Sequencer Instruction Memory 21	_	4.3.4.4, p. 61
SIU22_SIM	2e16	Sequencer Instruction Memory 22		4.3.4.4, p. 61
SIU23_SIM	2e17	Sequencer Instruction Memory 23	_	4.3.4.4, p. 61

July 1993





4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
SIU24_SIM	2e18	Sequencer Instruction Memory 24	_	4.3.4.4, p. 61
SIU25_SIM	2e19	Sequencer Instruction Memory 25		4.3.4.4, p. 61
SIU26_SIM	2e1a	Sequencer Instruction Memory 26	_	4.3.4.4, p. 61
SIU27_SIM	2e1b	Sequencer Instruction Memory 27		4.3.4.4, p. 61
SIU28_SIM	2e1c	Sequencer Instruction Memory 28	_	4.3.4.4, p. 61
SIU29_SIM	2e1d	Sequencer Instruction Memory 29	_	4.3.4.4, p. 61
SIU30_SIM	2e1e	Sequencer Instruction Memory 30		4.3.4.4, p. 61
SIU31_SIM	2e1f	Sequencer Instruction Memory 31		4.3.4.4, p. 61
ALU: Arithmeti	c and Logic	Unit		4.3.4.5, p. 62
ALU_MCR1	2900	ALU Master Control, Field 1	POSTED	4.3.5.1, p. 62
ALU_MCR2	2901	ALU Master Control, Field 2	POSTED	4.3.5.1, p. 62
ALU_TOP	2902	Tag Operation	POSTED	4.3.5.2, p. 64
ALU_AV	2903	Alpha Value	POSTED	4.3.5.3, p. 64
ALU_LOPY	2904	Logic Operation Channel Y	POSTED	4.3.5.4, p. 65
ALU_LOPU	2905	Logic Operation Channel U	POSTED	4.3.5.4, p. 65
ALU_LOPV	2906	Logic Operation Channel V	POSTED	4.3.5.4, p. 65
ALU_CAY	2907	Constant A, Channel Y	POSTED	4.3.5.5, p. 65
ALU_CAU	2908	Constant A, Channel U	POSTED	4.3.5.5, p. 65
ALU_CAV	2909	Constant A, Channel V	POSTED	4.3.5.5, p. 65
ALU_CBY	290a	Constant B, Channel Y	POSTED	4.3.5.6, p. 66
ALU_CBU	290b	Constant B, Channel U	POSTED	4.3.5.6, p. 66
ALU_CBV	290c	Constant B, Channel V	POSTED	4.3.5.6, p. 66
ALU_CCY	290d	Constant C, Channel Y	POSTED	4.3.5.7, p. 66
ALU_CCU	290e	Constant C, Channel U	POSTED	4.3.5.7, p. 66
ALU_CCV	290f	Constant C, Channel V	POSTED	4.3.5.7, p. 66

Digital Video Processor



4.3 VPU: Video Processor Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OPU: Output Pi	rocessing U	nit		4.3.6, p. 67
OPU_MCR1	2a00	OPU Master Control, Field 1	POSTED	4.3.6.1, p. 67
OPU_XBI1	2a02	X Begin Integer, Field 1	POSTED	4.3.6.2, p. 68
OPU_XEI1	2a03	X End Integer, Field 1	POSTED	4.3.6.3, p. 68
OPU_YBI1	2a07	Y Begin Integer, Field 1	POSTED	4.3.6.4, p. 69
OPU_YEI1	2a08	Y End Integer, Field 1	POSTED	4.3.6.5, p. 69
OPU_MCR2	2b00	OPU Master Control, Field 2	POSTED	4.3.6.1, p. 67
OPU_XBI2	2b02	X Begin Integer, Field 2	POSTED	4.3.6.2, p. 68
OPU_XEI2	2b03	X End Integer, Field 2	POSTED	4.3.6.3, p. 68
OPU_YBI2	2b07	Y Begin Integer, Field 2	POSTED	4.3.6.4, p. 69
OPU_YEI2	2b08	Y End Integer, Field 2	POSTED	4.3.6.5, p. 69

65E D ■ 9003364 0000106 143 ■PIXL

......

CL-PX2070
Digital Video Processor



4.3.1 VPU Global Control

4.3.1.1 VPU_MCR: VPU Master Control

POSTED

I/O Address HIU_RDT index 2000

Register VPU_MCR controls the operation of the IPU1, the IPU2, and the OPU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		ALUE		OPF	ss			IP2	FSS			IP1	SS	

Bit #	Access	Reset	Descrip	tion
15:13	R/W	0h	RSVD	Reserved (read as '0').
12	R/W	0	ALUE	ALU Enable. Disable ALU operation Enable ALU operation
11:8	R/W	0000	OPFSS	OPU Field Sync Select. Enables OPU operation, specifies field synchronization and processing. O000 Disable OPU operation O001 Start OPU on next field, both fields processed O010 Start OPU on field 1, single field processed O011 Start OPU on field 1, both fields processed O100 Start OPU on field 2, single field processed O101 Start OPU on field 2, both fields processed
7:4	R/W	0000	IP2FSS	IPU2 Field Sync Select. Enables IPU2 operation, specifies field synchronization and processing. O000 Disable IPU2 operation O001 Start IPU2 on next field, both fields processed O010 Start IPU2 on field 1, single field processed O011 Start IPU2 on field 1, both fields processed O100 Start IPU2 on field 2, single field processed O101 Start IPU2 on field 2, both fields processed
3:0	R/W	0000	IP1FSS	IPU1 Field Sync Select. Enables IPU1 operation, specifies field synchronization and processing. O000 Disable IPU1 operation O001 Start IPU1 on next field, both fields processed O010 Start IPU1 on field 1, single field processed O011 Start IPU1 on field 1, both fields processed O100 Start IPU1 on field 2, single field processed O101 Start IPU1 on field 2, both fields processed

44 PR

PRELIMINARY DATA BOOK

Digital Video Processor



4.3.2 IPU1: Input Processor Unit 1

4.3.2.1 IPU1_PIX: Pixel Count

I/O Address HIU_RDT Index 2100

Register IPU1_PIX is a read-only register that reads back the value of the current 11-bit pixel counter.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								PC					

Bit #	Access	Reset	Description						
15:11	R	0h	RSVD	Reserved (read as '0').					
10:0	R	0h	PC	Pixel Count current line. Automatically resets to '0' at the beginning of each line. (0-7FFh)					

4.3.2.2 IPU1_LIC: Line Count

I/O Address HIU_RDT Index 2101

Register IPU1_LIC is a read-only register of the current 11-bit line count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								LC					

Bit #	Access	Reset	Descrip	otion
15:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	LC	Line Count current field. Automatically resets to '0' at the beginning of each field. (0-7FFh)

July 1993

9003364 0000108 T16 PIXL

Pixel Semiconductor A Cirrus Logic Company

CL-PX2070 Digital Video Processor

4.3.2.3 IPU1 FLC: Field Count

I/O Address Index

HIU RDT

2102

Register IPU1 FLC returns the current 15-bit field count on read.

15 14 12 11 10 5 3 2 1 0 FC RSVD

Bit # **Access Reset** Description 15 R 0h **RSVD** Reserved (read as '0'). Field Count, Resets to '0' when IPU1 FIR, bit FCE = '0.' 14:0 R 0h FC

IPU1_LIR: Line Count Interrupt Request

I/O Address

HIU RDT

Index 2103

Register IPU1_LIR generates an interrupt request when the 11-bit value in field IRLC is equal to the value in IPU1_LIC, bit LC.

15 14 13 12 11 10 7 5 3 2 1 0 RSVD IRLC

Bit # Access Reset Description R/W **RSVD** 15:11 0h Reserved (read as '0'). R/W IRLC Interrupt Request Line Count (0-7FFh) 10:0 0h

4.3.2.5 IPU1_FIR: Field Count Interrupt Request

I/O Address HIU RDT Index 2104

Register IPU1_FIR generates an interrupt request when the 15-bit value in field IRFC is equal to the value in IPU1_FLC, field FC.

15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 FCE IRFC

46 PRELIMINARY DATA BOOK

Digital Video Processor



Bit #	Access	Reset	Descri	otion
15	R/W	0h	FCE	Field Count Enable. O Disable field count 1 Enable field count
14:0	R/W	0h	IRFC	Interrupt Request Field Count.

4.3.2.6 IPU1_LRB: LUT RAM Base Address

I/O Address HIU_RDT 2200 Index

Register IPU1_LRB preloads the 8-bit LUT RAM address counter and initializes the channel pointer to the YR channel. The channel pointer automatically advances to the next channel after each LUT RAM access, and address counter automatically increments after accessing the CrB channel. LUT RAM elements are accessed in the following order: YR[LRB+0], CbG[LRB+0], CrB[LRB+0], YR[LRB+1], CbG[LRB+1], CrB[LRB+1], etc.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							LF				

Bit #	Access	Reset	Description						
15:8	R/W	0h	RSVD	Reserved (read as '0').					
7:0	R/W	0h	LRB	LUT RAM Base Address. Specifies the 8-bit address generator pre- load value. (0-FFh)					

IPU1_LRD: LUT RAM Data 4.3.2.7

I/O Address HIU RDT Index 2201

Register IPU1_LRD is the bidirectional data port to the storage elements of the three-channel LUT RAM.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							LF	₹D			

Bit #	Access	Reset	Descri	otion
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	LRD	LUT RAM Data. Data written to this field transfers to the current LUT RAM element (R, G, B); data to be read from the current LUT RAM element appears in this field. (0-FFh)

July 1993

Digital Video Processor



4.3.2.8 IPU1_MCRf: IPU1 Master Control

POSTED I/O Address

HIU_RDT

Index

3000 (IPU1_MCR1: IPU1 Master Control, Field 1)

3100 (IPU1_MCR2: IPU1 Master Control, Field 2)

Registers IPU1_MCR1 and IPU1_MCR2 control the operation of the IPU1 for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPS	IM	PSE	CSCE	LE	YSP	OI	DT		C	F			II	=	

Bit #	Access	Reset	Descri	otion
15	R/W	0	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the Window Clipping and XY Scaler. Normal polarity Invert polarity
14	R/W	0	IM	Interlace Mode. Specifies the input stream as interlaced or progressive-scan (non-interlaced) data. O Progressive-scan input Interlaced input
13	R/W	0	PSE	X Prescaler Enable. 0 Bypass prescaler 1 Enable 0.5x prescaler
12	R/W	0	CSCE	Color Space Converter Enable. O Bypass Color Space Converter 1 Enable Color Space Converter
11	R/W	0	LE	LUT Enable. 0 Bypass LUT RAM 1 Enable LUT RAM
10	R/W	0	YSP	Y Scaling Path. Enables or disables the special Y Scaling Path Mode. Disable IPU1 Y scaling Disable IPU1 Y scaling (ALU performs Y scaling)
9:8	R/W	00	ODT	Output Data Tag. Controls input selection of Input Tag Unit tag mux. O Pass tag unchanged O1 Set tag to field ID 10 Set tag to inverse chroma key tag 11 Set tag to chroma key tag
7:4	R/W	0000	OF	Output Data Stream Format. OUTPUT Data Stream Format. OUTPUT DATA O

48

PRELIMINARY DATA BOOK

Digital Video Processor



Bit #	Access	Reset	Descriptio	n
3:0	R/W	0000	0 0 0 1 1 1	put Data Stream Format. 900 YCbCr 4:2:2 non-tagged data 901 YCbCr 4:2:2 tagged data 910 YCbCr 4:1:1 non-tagged data 900 RGB 5:6:5 non-tagged data 901 RGB 1:5:5:5 tagged data 110 Pseudo color (indirect color mapping via IPU1 LUT) XXX All other configurations reserved

4.3.2.9 IPU1 XBnf: X Begin

POSTED

I/O Address

HIU RDT

Index

3001 (IPU1_XBF1: X Begin Fraction, Field 1)

3101 (IPU1_XBF2: X Begin Fraction, Field 2)

3002 (IPU1_XBI1: X Begin Integer, Field 1) 3102 (IPU1 XBI2: X End Integer, Field 2)

Registers IPU1_XBnf specify the 11.3 format X begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BF								RSVD						
		RSVD								ВІ					

Bit # Access Reset Description

IPU1_X	IPU1_XBFf: X Begin Fraction Index											
15:13	R/W	0h	BF	Begin X Column Fractional Index. Specifies the 3-bit fractional portion of the 11.3 format X begin value. Allows the virtual left boundary of the post-scaled window to be aligned between pixels of the pre-scaled window for fields 1 and 2. (0-7h)								
12:0	R/W	0h	RSVD	Reserved (read as '0').								

IPU1_XEIf: X Begin Integer Index

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin X Column Integer Index. Specifies the 11-bit integer portion of the 11.3 format X begin value. Defines the left boundary of the prescaling window for fields 1 and 2. All video to the left of this boundary is clipped and is not used to generate the scaled window. (0-7FFh)

CL-PX2070 Digital Video Processor



4.3.2.10 IPU1_XEIf: X End

POSTED I/O Address

HIU RDT

Index

3003 (IPU1 XEI1: X End Integer, Field 1)

3103 (IPU1_XEI2: X End Integer, Field 2)

Registers IPU1_XEI1 and IPU1_XEI2 specify the 11-bit X end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ΕI					

Bit #	Access	Reset	Descrip	Description						
15:11	R/W	0h	RSVD	Reserved (read as '0').						
10:0	R/W	0h	EI	X End Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)						

4.3.2.11 IPU1 XSnf: X Shrink

POSTED

I/O Address

HIU RDT

Index

3004 (IPU1_XSF1: X Shrink Fraction, Field 1)

3005 (IPU1_XSI1: X Shrink Integer, Field 1) 3104 (IPU1_XSF2: X Shrink Fraction, Field 2)

3105 (IPU1 XSI2: X Shrink Integer, Field 2)

Registers IPU1_XSnf specify the 6.10 format X shrink value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
				S	iF.							RS	VD		
				RS	VD							9	31		

		_	
Bit#	Access	Reset	Description

IPU1 XSFf: X Shrink Fraction

15:5	R/W 0h SF		SF	X Shrink Fraction. Specifies the 10-bit fractional portion of the 6.10 format X shrink value. (0-3FFh)			
4:0	R/W	0h	RSVD	Reserved (read as '0').			

IPU1 XSIf: X Shrink Integer

15:6	R/W	0h	RSVD	Reserved (read as '0').
5:0	R/W	0h	SI	X Shrink Integer. Specifies the 4-bit integer portion of the 4.10 format X shrink value. (0-Fh)

50 PRELIMINARY DATA BOOK

Digital Video Processor



4.3.2.12 IPU1_YBnf: Y Begin

POSTED I/O Address

HIU RDT

Index

3006 (IPU1_YBF1: Y Begin Fraction, Field 1)

3007 (IPU1_YBI1: Y Begin Integer, Field 1)

3106 (IPU1_YBF2: Y Begin Fraction, Field 2)

3107 (IPU1 YBI2: Y Begin Integer, Field 2)

Registers IPU1_YBnf specify the 11.3 format Y begin value for fields 1 and 2.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
		BF		_						RSVD						
,			RSVD	·							ВІ					

Bit#	Access	Reset	Description
------	--------	-------	-------------

IPU1 YBFf: Y Begin Fraction Index

15:13	R/W	0h	BF	Begin Y Row Fractional Index. Specifies the 3-bit fractional portion of the 11.3 format Y begin value. Allows the virtual top row of the post- scaled window to be aligned between rows of the pre-scaled window for fields 1 and 2. (0-7h)
12:0	R/W	0h	RSVD	Reserved (read as '0').

IPU1_YBIf: Y Begin Integer Index

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11.3 format Y begin value. Defines the top edge of the pre-scaling window for fields 1 and 2. All video above this boundary is clipped and does not become part of the scaled window. (0-7FFh)

4.3.2.13 IPU1 YEIf: Y End

POSTED

I/O Address HIU RDT

Index

3008 (IPU1_YEI1: Y End Integer, Field 1)

3108 (IPU1_YEI2: Y End Integer, Field 2)

Registers IPU1_YEI1 and IPU1_YEI2 specify the 11-bit Y end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit #	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	Ei	End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)

July 1993

9003364 0000114 21T **■**PIXL

CL-PX2070

Digital Video Processor



4.3.2.14 IPU1 YSnf: Y Shrink

POSTED

1/O Address HIU RDT

Index

3009 (IPU1_YSF1: Y Shrink Fraction, Field 1) 3109 (IPU1_YSF2: Y Shrink Fraction, Field 2)

300a (IPU1_YSI1: Y Shrink Integer, Field 1) 310a (IPU1_YSI2: Y Shrink Integer, Field 2)

Registers IPU1_YSnf specify the 4.10 format Y shrink value for fields 1 and 2.

 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			9	F							RS	VD		
			RS	VD								SI		-

Bit#	Access	Reset	Description

IPU1_YSFf: Y Shrink Fraction

15:6	R/W	0h	SF	Y Shrink Fraction. Specifies the 10-bit fractional portion of the 4:10 format Y shrink value. (0-3FFh)
5:0	R/W	0h	RSVD	Reserved (read as '0').

IPU1_YSIf: Y Shrink Integer

15:6	R/W	0h	RSVD	Reserved (read as '0').
5:0	R/W	0h	SI	Y Shrink Integer. Specifies the 4-bit integer portion of the 4.10 format Y shrink value. (0-Fh)

4.3.2.15 IPU1_KFCf: Key Function Code

POSTED

I/O Address

HIU_RDT

Index 300b (IPU1_KFC1: Key Function Code, Field 1) 310b (IPU1_KFC2: Key Function Code, Field 2)

Registers IPU1_KFC1 and IPU1_KFC2 specify the tag values used by the key function code multiplexers for fields 1 and 2 in the tag unit, allowing a match on any combination of YUV to trigger a tag.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RS	VD							KE'	YFC	-		

Bit#	Access	Reset	Description

15:8	R/W	0 h	RSVD	Reserved (read a	ıs '0').		
7:0	R/W	0h	KEYFC	key function code YUV	multiplexers. (1	= match, or with YUV	values used by the nin range.) (0-FFh)
					010 = KEYFC2 011 = KEYFC3		110 = KEYFC6 111 = KEYFC7

52 PRELIMINARY DATA BOOK

Digital Video Processor



4.3.2.16 IPU1 MMxf: Chroma Key Max/Min

POSTED I/O Address

HIU RDT

Index

300c (IPU1 MMY1: Chroma Key Y/R Max/Min, Field 1)

300d (IPU1_MMU1: Chroma Key U/G Max/Min, Field 1) 300e (IPU1_MMV1: Chroma Key V/B Max/Min, Field 1)

310c (IPU1 MMY2: Chroma Key Y/R Max/Min, Field 2)

310d (IPU1_MMU2: Chroma Key U/G Max/Min, Field 2)

310e (IPU1 MMV2: Chroma Key V/B Max/Min, Field 2)

Registers IPU1_MMxf specify the maximum and minimum 8-bit chroma key comparator values used by the Input Tag Unit for fields 1 and 2. These values are used for each of three 8-bit input channels for both fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			YRM	VAX							YR	MIN			
			UGI	MAX							ŲG	MIN			
			VBN	MAX							VB	MIN			

Bit #	Access	Reset	Descrip	tion
IPU1_N	IMYf: Key Y	/R Maxim	num/Minim	um
15:8	R/W	0h	YRMAX	Key Y/R Maximum. Specifies the upper threshold for the 8-bit Y/R channel comparator. (0-FFh)
7:0	R/W	0h	YRMIN	Key Y/R Minimum. Specifies the lower threshold for the 8-bit Y/R channel channel comparator. (0-FFh)
IPU1_N	IMUf: Key U	J/G Maxin	num/Minim	um
15:8	R/W	0h	UGMAX	Key U/G Maximum. Specifies the upper threshold for the 8-bit Cb/G channel comparator. (0-FFh)
7:0	R/W	0h	UGMIN	Key U/G Minimum. Specifies the lower threshold for the 8-bit Cb/G channel comparator. (0-FFh)
IPU1_N	MMVf: Key \	//B Maxin	num/Minim	um
15:8	R/W	0h	VBMAX	Key V/B Maximum. Specifies the upper threshold for the 8-bit Cr/B channel comparator. (0-FFh)
7:0	R/W	0h	VBMIN	Key V/B Minimum. Specifies the lower threshold for the 8-bit Cr/B channel comparator. (0-FFh)

July 1993

9003364 0000116 092 **■**PIXL

Pixel Semiconductor A Cirrus Logic Company

CL-PX2070 Digital Video Processor

4.3.3 IPU2: Input Processing Unit 2

4.3.3.1 IPU2 PIX: Pixel Count

I/O Address HIU_RDT Index 2300

Register IPU2_PIX is a read-only register that specifies the current 11-bit pixel count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								PC					

Bit #	Access	Reset	Descrip	otion
15:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	Oh	PC	Pixel Count current line. Automatically resets to '0' at the beginning of each line. (0-7FFh)

4.3.3.2 IPU2_LIC: Line Count

I/O Address HIU_RDT Index 2301

Register IPU2_LIC is a read-only register that specifies the current 11-bit line count.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RSVD		_						LC					

Bit #	Access	Reset	Descri	otion
14:11	R	0h	RSVD	Reserved (read as '0').
10:0	R	0h	LC	Line Count current field. Automatically resets to '0' at the beginning of each field. (0-7FFh)

4.3.3.3 IPU2_FLC: Field Count

I/O Address HIU_RDT Index 2302

Read-only register IPU2_FLC returns the current 15-bit field count.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD								FC							

Bit #	Access	Reset	otion	
15	R	0h	RSVD	Reserved (read as '0').
14:0	R	0h	FC	Field count.

54 July 1993 PRELIMINARY DATA BOOK

Digital Video Processor



IPU2_LIR: Line Count Interrupt Request 4.3.3.4

I/O Address HIU RDT 2303 Index

Register IPU2_LIR specifies an 11-bit line count value that generates an interrupt request when equal to the realtime line count value in register IPU2_LIC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								IRLC			-		

Bit #	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	IRLC	Interrupt Request Line Count. (0-7FFh)

4.3.3.5 IPU2_FIR: Field Count Interrupt Request

I/O Address HIU_RDT Index 2304

Register IPU2_FIR specifies a 16-bit field count value that generates an interrupt request when equal to the realtime field count value in register IPU2_FLC.

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	CE								IRFC							

Bit #	Access	Reset	Descri	Description									
15	R/W	0	FCE	Field Count Enable. 1 Enable field count 0 Disable field count									
14:0	R/W	0h	IRFC	Interrupt Request Field Count.									

July 1993

9003364 0000118 965 PIXL

Digital Video Processor

CL-PX2070



4.3.3.6 IPU2_MCRf: IPU2 Master Control

POSTED

I/O Address HIU RDT

Index

3200 (IPU2_MCR1: IPU2 Master Control, Field 1)

3300 (IPU2_MCR2: IPU2 Master Control, Field 2)

Registers IPU2_MCR1 and IPU2_MCR2 control the operation of the IPU2.

15 14 13 12 11 10 9 8 **FPS** IM **PSE** RSVD

Bit #	Access	Reset 0h	Description									
15	R/W		FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the XY Window Clipping subunit. Normal polarity Invert polarity								
14	R/W	0h	lM	Interlace Mode. Specifies the input stream as interlaced or non-interlaced (progressive-scan) data. O Progressive-scan input Interlaced input								
13	R/W	0h	PSE	Prescaler Enable. Enables or disables the operation of the Prescaler. 0 Bypass Prescaler 1 Enable 0.5x Prescaler								
12:0	R/W	0h	RSVD	Reserved (read as '0').								

4.3.3.7 IPU2_XBIf: X Begin

POSTED

I/O Address HIU RDT

Index

3202 (IPU2_XBI1: X Begin Integer, Field 1)

3302 (IPU2_XBI2: X Begin Integer, Field 2)

Registers IPU2_XBI1 and IPU2_XBI2 specify the 11-bit X begin value for fields 1 and 2.

14 15 13 12 10 11 9 7 6 3 2 1 0 **RSVD** ы

Bit #	Access	Reset	Description							
15:11	R/W	0h	RSVD	Reserved (read as '0').						
10:0	R/W	0h	ВІ	Begin X Column Integer Index. Specifies the 11-bit integer portion of the 11.0 format X begin value. (0-7FFh)						

56 PRELIMINARY DATA BOOK

Digital Video Processor



4.3.3.8 IPU2_XEI1: X End

POSTED I/O Address

HIU_RDT

Index

3203 (IPU2_XEI1: X End Integer, Field 1)

3303 (IPU2_XEI2: X End Integer, Field 2)

Registers IPU2_XEI1 and IPU2_XEI2 specify the 11-bit X end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit #	Access	Reset	Description							
15:11	R/W	0h	RSVD	Reserved (read as '0').						
10:0	R/W	0h	EI	End X Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)						

4.3.3.9 IPU2_YBIf: Y Begin

POSTED

I/O Address

HIU_RDT

Index

3207 (IPU2_YBI1: Y Begin Integer, Field 1)

3307 (IPU2_YBI2: Y Begin Integer, Field 2)

Registers IPU2_YBI1 and IPU2_YBI2 specify the 11-bit Y begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ВІ					

Bit #	Access	Reset	Description								
15:11	R/W	0h	RSVD	Reserved (read as '0').							
10:0	R/W	0h	ВІ	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11-bit Y begin value. (0-7FFh)							

July 1993

9003364 0000120 513 PIXL

CL-PX2070 Digital Video Processor



4.3.3.10 IPU2_YEIf: Y End

POSTED I/O Address

HIU RDT

index

3208 (IPU2_YEI1: Y End Integer, Field 1)

3308 (IPU2_YEI2: Y End Integer, Field 2)

Registers IPU2_YEI1 and IPU2_YEI2 specify the 11-bit Y end value for fields 1 and 2.

15 14 13 10 12 11 9 RSVD Εl

Bit # **Access Reset** Description R/W 15:11 0h **RSVD** Reserved (read as '0'). 10:0 R/W 0h ΕI End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)

4.3.4 SIU: Sequencer Instruction Unit

SIU_MCR: SIU Master Control

I/O Address HIU RDT Index 2800

Register SIU_MCR controls the operation of the SIU for fields 1 and 2.

15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD		SI	=	F	т			SI2					SI1		

Bit #	Access	Reset 0h	Description									
15:14	R/W		RSVD	Reserved (read as '0').								
13:12	R/W	00	SE	Sequencer Enable. Enables the operation of the SIU. OO SIU disabled 10 SIU enabled, start on SI1 11 SIU enabled, start on SI2								
11:10	R/W	00	FT	Field Toggle. Specifies the field toggle mode and the association of the start index values to a field. O No field toggle O1 SI1 and SI2 toggle on vertical sync; no field association Field 1 associated to SI1, fields 1 and 2 toggle on vertical sync Field 1 associated to SI2, fields 1 and 2 toggle on vertical sync								
9:5	R/W	0h	SI2	Start Index 2. Specifies the 5-bit sequencer instruction Start Index 2. (0-1Fh)								
4:0	R/W	0h	SI1	Start Index 1. Specifies the 5-bit sequencer instruction Start Index 1. (0-1Fh)								

58 PRELIMINARY DATA BOOK

Digital Video Processor



4.3.4.2 SIU FCS: FIFO Control/Status

I/O Address

HIU_RDT

Index 2801

Register SIU_FCS is a special read/write register that provides realtime access to the full and empty flags from FIFOs A-G. All flags are active high.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSV	'D	FGF	FGE	FFF	FFE	FEF	FEE	FDF	FDE	FCF	FCE	FBF	FBE	FAF		

Bit #	Access	Reset	Descri	ption	
15:14	R/W	0h	RSVD	Reserved (read as '0').	
13	R	0h	FGF	FIFO G Full Flag	
12	R/W	0h	FGE	FIFO G Empty Flag	_
11	R	0h	FFF	FIFO F Full Flag	_
10	R/W	0h	FFE	FIFO F Empty Flag	For all FIFO Full flags (odd bits 13:1):
9	R	Oh	FEF	FIFO E Full Flag	 0 Enables FIFO 1 Resets FIFO
8	R/W	0h	FEE	FIFO E Empty Flag	_
7	R	0h	FDF	FIFO D Full Flag	_
6	R/W	0h	FDE	FIFO D Empty Flag	_
5	R	0h	FCF	FIFO C Full Flag	For all FIFO Empty flags (even bits 12:0):
4	R/W	0h	FCE	FIFO C Empty Flag	1 FIFO is empty
3	R	0h	FBF	FIFO B Full Flag	_
2	R/W	0h	FBE	FIFO B Empty Flag	-
1	R	0h	FAF	FIFO A Full Flag	_
0	R/W	0h	FAE	FIFO A Empty Flag	

July 1993

9003364 0000122 396 **P**PIXL

CL-PX2070

Digital Video Processor



4.3.4.3 SIU_FOU: FIFO Overflow/Underflow

I/O Address

HIU_RDT

2802 index

Register SIU FOU is a read-only register that provides realtime access to the overflow and underflow flags from FIFOs A-G.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSV	/D	FGO	FGU	FFO	FFU	FEO	FEU	FDO	FDU	FCO	FCU	FBO	FBU	FAO	FAU

Bit#	Access	Reset	Descrip	otion	
15:14	R	0h	RSVD	Reserved (read as '0').	
13	R	0h	FGO	FIFO G Overflow Flag	
12	R	0h	FGU	FIFO G Underflow Flag	_
11	R	0h	FFO	FIFO F Overflow Flag	_
10	R	Oh	FFU	FIFO F Underflow Flag	For all FIFO Overflow flags
9	R	0h	FEO	FIFO E Overflow Flag	(odd bits 13:1): 0 Resets FIFO
8	R	0h	FEU	FIFO E Underflow Flag	1 FIFO overflow
7	R	0h	FDO	FIFO D Overflow Flag	
6	R	0h	FDU	FIFO D Underflow Flag	_
5	R	0h	FCO	FIFO C Overflow Flag	— For all FIFO Underflow flags
4	R	0h	FCU	FIFO C Underflow Flag	(even bits 12:0):
3	R	0h	FBO	FIFO B Overflow Flag	0 Resets FIFO 1 FIFO underflow
2	R	0h	FBU	FIFO B Underflow Flag	
1	R	0h	FAO	FIFO A Overflow Flag	
0	R	0h	FAU	FIFO A Underflow Flag	_

60

PRELIMINARY DATA BOOK

Digital Video Processor



4.3.4.4 SIUs_SIM: Sequencer Instruction Memory

I/O Address	HIU_RDT			
Index	2e00 (SIU0 SIM)	2e08 (SIU8_SIM)	2e10 (SIU16_SIM)	2e18 (SIU24_SIM)
	2e01 (SIU1_SIM)	2e09 (SIU9_SIM)	2e11 (SIU17_SI M)	2e19 (SIU25_SIM)
	2e02 (SIU2 SIM)	2e0a (SIU10_SIM)	2e12 (SIU18_SIM)	2e1a (SIU26_SIM)
	2e03 (SIU3 SIM)	2e0b (SIU11_SIM)	2e13 (SIU19_SIM)	2e1b (SIU27_SIM)
	2e04 (SIU4 SIM)	2e0c (SIU12_SIM)	2e14 (SIU20_SIM)	2e1c (SIU28_SIM)
	2e05 (SIU5_SIM)	2e0d (SIU13_SIM)	2e15 (SIU21_SIM)	2e1d (SIU29_SIM)
	2e06 (SIU6_SIM)	2e0e (SIU14_SIM)	2e16 (SIU22_SIM)	2e1e (SIU30_SIM)
	2e07 (SIU7_SIM)	2e0f (SIU15_SIM)	2e17 (SIU23_SIM)	2e1f (SIU31_SIM)

The 32 identical registers SIUs_SIM store the instruction sequence for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RS	VD			OTN			EP		F	Α			OE	BA	

Bit #	Access	Reset	Descrip	otion
15:14	R/W	0h	RSVD	Reserved (read as '0').
13:9	R/W	0h	OTN	Offset to Next Instruction. Specifies the signed, 5-bit displacement to the next instruction to execute. (0-1Fh)
8	R/W	0	EP	Exit Point. Identifies the current instruction as the exit point when the field toggle condition is detected. O Normal fall-through instruction 1 Exit point instruction
7:4	R/W	0000	FA	FIFO Association. Associates a FIFO with the current instruction. 0000 FIFO G 0001 FIFO F 0010 FIFO E 0011 FIFO A 0100 FIFO B 0101 FIFO C 0110 FIFO D XXXX All other configurations reserved
3:0	R/W	0000	OBA	Object Buffer Association. Associates an object buffer with the current instruction (see field FA). 0000 Object buffer 0 0001 Object buffer 1 0010 Object buffer 2 0011 Object buffer 3 0100 Object buffer 4 0101 Object buffer 5 0110 Object buffer 6 0111 Object buffer 7

July 1993

9003364 0000124 169 PIXL

Pixel Semiconductor A Cirrus Logic Company

CL-PX2070 Digital Video Processor

4.3.4.5 SIU FAR: FIFO Auto Reset

I/O Address

HIU RDT

Index

4001

Register SIU_FAR controls whether SIU FIFOs F and G are automatically reset (cleared) on the vertical sync from the video source designated as master in register VIU_WDT, bit MFTS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD					FGR	FFR			RSVD		

Bit #	Access	Reset	Description							
15:7	R/W	0h 0	RSVD	Reserved (read as '0').						
6	R/W		FGR	FIFO G Reset. Reset FIFO G on the vertical sync master in register VIU_WDT, bit MFTS. 0 no auto reset 1 clear FIFO G on vertical sync.						
5	R/W	0	FFR	FIFO F Reset. Reset FIFO F on the vertical sync master in register VIU_WDT, bit MFTS. 0 no auto reset 1 clear FIFO F on vertical sync.						
4:0	R/W	0h	RSVD	Reserved (read as '0').						

4.3.5 ALU: Arithmetic and Logic Unit

4.3.5.1 ALU_MCRf: ALU Master Control

I/O Address

HIU RDT

Index

2900 (ALU_MCR1: ALU Master Control, Field 1)

2901 (ALU_MCR2: ALU Master Control, Field 2)

Registers ALU_MCR1 and ALU_MCR2 specify the ALU operating mode for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
GBM	Т	F		AC	OP.		YO	UT	UO	UT	VO	UT	OPCS	OPBS	OPAS	

Bit #	Access	Reset	et Description								
15	R/W	00	GBM	Three-operand Bit Mask selecting tag source. Bit per bit mask — bit n in FIFO C will mask bit n of the pixel currently operated on (from FIFO A or B) by the ALU Bit per pixel mask — bit n in FIFO C will mask pixel n from FIFO A or B							

62

PRELIMINARY DATA BOOK

Digital Video Processor



Bit #	Access	Reset	Descrip	tion
14:13	R/W	0000	TF	Tag Format. Specifies both the input and output stream tag formats. No tag Tagged 4:2:2 YCbCr data Tagged 5:5:5 RGB data Tagged 8:8:8 RGB data
12:9	R/W	00	AOP	Arithmetic Operation Select. 0000 Alpha mix using alpha register (dA + (1-d)B) 0001 Alpha mix using operand C (cA + (1-c)B) 0010 Operand A + Operand B 0011 Operand A - Operand B 0100 (Operand A - Operand B) / 2 0101 Reconstruct field from operands A and B 0110 Four frame interpolate from operands A and B XXXX All other configurations are reserved; results are unpredictable
8:7	R/W	00	YOUT	Y Output Source Select. O Source output from logical unit O Source output from arithmetic unit Source output based on control tag Enable arithmetic out based on tag
6:5	R/W	00	UOUT	U Output Source Select. 00 Source output from logical unit 01 Source output from arithmetic unit 10 Source output based on control tag 11 Enable arithmetic out based on tag
4:3	R/W	0	VOUT	V output Source Select. 00 Source output from logical unit 01 Source output from arithmetic unit 10 Source output based on control tag 11 Enable arithmetic out based on tag
2	R/W	0	OPCS	Operand C Source Select. O Operand sourced from constant register Operand sourced from FIFO
1	R/W	0	OPBS	Operand B Source Select. O Operand sourced from constant register Operand sourced from FIFO
0	R/W	0	OPAS	Operand A Source Select. O Operand sourced from constant register Operand sourced from FIFO

July 1993

9003364 0000126 T31 **m**PIXL

CL-PX2070



Digital Video Processor

4.3.5.2 ALU_TOP: Tag Operation

I/O Address Index

HIU RDT

2902

Register ALU TOP specifies the control and output tag multiplexer operation codes.

15 14 13 12 11 10 9 8 7 5 2 1 0 стс отс

Access Reset Description Bit # R/W 15:8 0h CTC Control Tag Code. (0-FFh) R/W OTC Output Tag Code. (0-FFh) 7:0 0h

ALU_AV: Alpha Value 4.3.5.3

I/O Address

HIU_RDT 2903

Index

Register ALU_AV specifies the alpha mix constant.

15 14 12 11 13 10 7 5 RSVD ΑV

Bit # Access Reset Description R/W 15:8 0h **RSVD** Reserved (read as '0'). 7:0 R/W 0h ΑV Alpha Value. (0-FFh)

64

PRELIMINARY DATA BOOK

Digital Video Processor



ALU_LOPx: Logic Operation 4.3.5.4

I/O Address

HIU RDT

Index

2904 (ALU_LOPY: Logic Operation Channel Y) 2905 (ALU LOPU: Logic Operation Channel U)

2906 (ALU_LOPV: Logic Operation Channel V)

Registers ALU LOPY, ALU LOPU, and ALU LOPV specify the constant values for logical multiplexers A, B, and C, respectively.

15 14 13 12 9 7 11 10 0 MLOP

Bit # Access Reset Description

R/W Multiplexor Logical Operation. 15:0 Oh MLOP

4.3.5.5 ALU_CAx: Constant A

I/O Address

HIU RDT

Index

2907 (ALU_CAY: Constant A, Channel Y)

2908 (ALU CAU: Constant A, Channel U) 2909 (ALU_CAV: Constant A, Channel V)

See also:

ALU_MCRf: ALU Master Control, p. 62

Registers ALU_CAY, ALU_CAU, and ALU_CAV specify the constant values for Operand A, based on the value of register ALU_MCRf, field OPAS.

15 14 13 12 11 10 7 2 8 5 3 1 0 **RSVD** CON RSVD TAG CON

Bit #	Access	Reset	Description							
15:9	R/W	0h	RSVD	Reserved (read as '0').						
8	R/W	0h	TAG	Tag. (ALU_CAU and ALU_CAV only) Specifies the constant tag bit to insert in the input stream. (0-1h)						
7:0	R/W	0h	CON	Constant. Specifies the constant 8-bit value to use in place of the real-time input stream channel for operand A. (0-FFh)						

July 1993

9003364 0000128 804 **■**PIXL

CL-PX2070 Digital Video Processor



4.3.5.6 ALU_CBx: Constant B

I/O Address

HIU_RDT

index

290a (ALU CBY: Constant B, Channel Y) 290b (ALU_CBU: Constant B, Channel U) 290c (ALU_CBV: Constant B, Channel V)

See also:

ALU_MCRf: ALU Master Control, p. 62

Registers ALU_CBY, ALU_CBU, and ALU_CBV specify the constant values for Operand B, based on the value of register ALU_MCRf, field OPBS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
		· · · · · · · ·	RS	VD							CC	ON			
			RSVD				TAG				CC	ON			

Bit #	Access	Reset	t Description							
15:9	R/W	Oh	RSVD	Reserved (read as '0').						
8	R/W	0h	TAG	Tag. (ALU_CBU and ALU_CBV only) Specifies the constant tag bit to insert in the input stream. (0-1h)						
7:0	R/W	0h	CON	Constant. Specifies the constant 8-bit value to use in place of the real-time input stream channel for operand B. (0-FFh)						

4.3.5.7 ALU_CCx: Constant C

I/O Address

HIU RDT

Index

290d (ALU_CCY: Constant C, Channel Y) 290e (ALU_CCU: Constant C, Channel U) 290f (ALU CCV: Constant C, Channel V)

See also:

66

ALU MCRf: ALU Master Control, p. 62

Registers ALU CCY, ALU CCU, and ALU_CCV specify the constant values for Operand C, based on the value of register ALU MCRf, field OPCS.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD								CON							
RSVD TAG										CC	NC				

Bit #	Access	Reset	Descrip	otion
15:9	R/W	0h	RSVD	Reserved (read as '0').
8	R/W	0h	TAG	Tag. (ALU_CCU and ALU_CCV only) Specifies the constant tag bit to insert in the input stream. (0-1h)

PRELIMINARY DATA BOOK

Digital Video Processor



Bit # **Access Reset** Description 7:0 R/W 0h CON Constant, Specifies the constant 8-bit value to use in place of the realtime input stream channel for operand C. (0-FFh)

4.3.6 OPU: Output Processing Unit

OPU_MCRf: OPU Master Control 4.3.6.1

POSTED

I/O Address HIU RDT

Index

2a00 (OPU_MCR1: OPU Master Control, Field

2b00 (OPU_MCR2: OPU Master Control, Field

Registers OPU_MCR1 and OPU_MCR2 control the operation of the OPU for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPS	IM	ZE		VD	LSM			RS	VD				IF		

Bit #	Access	Reset	Descrip	otion
15	R/W	0	FPS	Field Polarity Select. Controls the polarity of the field ID signal supplied to the OPU Window Clipping Unit. Normal polarity Invert polarity
14	R/W	0	IM	Interlace Mode. Specifies the input stream as interlaced or non-interlaced data. O Progressive scan input Interlaced input
13	R/W	0	ZE	Zoom Enable. Enables or disables the operation of the 2:1 X zoom subunit. Only affects source object size. O Disable zoom 1 Enable 2X zoom
12:11	R/W	0h	RSVD	Reserved (read as '0').
10	R/W	0	LSM	Line Start Mode. O Active line starts on horizontal blank inactive 1 Active line starts on horizontal sync inactive (VSU_HAD must = VSU_HSW+3 in loopback mode.)
9:4	R/W	0h	RSVD	Reserved (read as '0').
3:0	R/W	0000	IF	Input Data Format. Specifies the format of the input data stream. 0000 YCbCr 4:2:2 non-tagged data 0001 YCbCr 4:2:2 tagged data 1000 RGB 5:6:5 non-tagged data 1001 RGB 5:5:5 tagged data 1110 RGB 3:3:2 non-tagged data (non-zoom mode only)

July 1993

9003364 0000130 462 PIXL

CL-PX2070

Digital Video Processor



4.3.6.2 OPU_XBI1: X Begin

POSTED

I/O Address HIU RDT

Index 2a02 (OPU_XBI1: X Begin Integer, Field 1) 2b02 (OPU_XBI2: X Begin Integer, Field 2)

Registers OPU_XBI1 and OPU_XBI2 specify the 11-bit X begin value for fields 1 and 2.

0 15 14 13 12 11 10 9 8 7 5 1 RSVD ві

Bit # **Access Reset** Description R/W 0h **RSVD** Reserved (read as '0'). 15:11 R/W 0h Begin X Column Integer Index. Specifies the 11-bit integer portion of 10:0 ВΙ the 11-bit X begin value. (0-7FFh)

4.3.6.3 OPU_XEIf: X End

POSTED

I/O Address HIU RDT

Index 2a03 (OPU_XEI1: X End Integer, Field 1)

2b03 (OPU_XEI2: X End Integer, Field 2)

Registers OPU_XEI1 and OPU_XEI2 specify the 11-bit X end value for fields 1 and 2.

15 14 13 12 11 10 7 5 3 2 0 1 **RSVD** Εl

Bit# Access Reset Description R/W 15:11 0h **RSVD** Reserved (read as '0'). R/W Oh ΕI 10:0 End X Column Integer Index. Specifies the 11-bit X end value. (0-7FFh)

PRELIMINARY DATA BOOK

Digital Video Processor



4.3.6.4 OPU_YBIf: Y Begin

POSTED I/O Address

HIU_RDT

Index

2a07 (OPU_YBI1: Y Begin Integer, Field 1)

2b07 (OPU_YBI2: Y Begin Integer, Field 2)

Registers OPU_YBI1 and OPU_YBI2 specify the 11-bit Y begin value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								ВІ					

Bit#	Access	Reset	Descrip	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	ВІ	Begin Y Row Integer Index. Specifies the 11-bit integer portion of the 11-bit Y begin value. (0-7FFh)

4.3.6.5 OPU_YEIf: Y End

POSTED

I/O Address

HIU RDT

Index

2a08 (OPU_YEI1: Y End Integer, Field 1)

2b08 (OPU_YEI2: Y End Integer, Field 2)

Registers OPU_YEI1 and OPU_YEI2 specify the 11-bit Y end value for fields 1 and 2.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								EI					

Bit#	Access	Reset	Descri	otion
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	El	End Y Row Integer Index. Specifies the 11-bit Y end value. (0-7FFh)

July 1993





4.3.7 RFU: Reference Frame Unit

Name	Index	Definition	Posted?	Ref. Section
MMU: Memory I	Managemen	t Unit		
MMU_MCR	4000	MMU Master Control	POSTED	4.3.8.1, p. 73
OBU: Object Bu	uffer Unit			4.3.9, p. 74
OBU0_MCR	4800	Object Buffer 0 Master Control	POSTED	4.3.9.1, p. 74
OBU0_RFX	4801	Object Buffer 0 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU0_LSL	4802	Object Buffer 0 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU0_LSH	4803	Object Buffer 0 Linear Start Address High	POSTED	4.3.10, p. 76
OBU0_BSX	4804	Object Buffer 0 X Size	POSTED	4.3.10.1, p. 77
OBU0_BSY	4805	Object Buffer 0 Y Size	POSTED	4.3.10.1, p. 77
OBU0_DEC	4806	Object Buffer 0 Decimate Control	POSTED	4.3.10.2, p. 78
OBU1_MCR	4810	Object Buffer 1 Master Control	POSTED	4.3.9.1, p. 74
OBU1_RFX	4811	Object Buffer 1 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU1_LSL	4812	Object Buffer 1 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU1_LSH	4813	Object Buffer 1 Linear Start Address High	POSTED	4.3.10, p. 76
OBU1_BSX	4814	Object Buffer 1 X Size	POSTED	4.3.10.1, p. 77
OBU1_BSY	4815	Object Buffer 1 Y Size	POSTED	4.3.10.1, p. 77
OBU1_DEC	4816	Object Buffer 1 Decimate Control	POSTED	4.3.10.2, p. 78
OBU2_MCR	4820	Object Buffer 2 Master Control	POSTED	4.3.9.1, p. 74
OBU2_RFX	4821	Object Buffer 2 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU2_LSL	4822	Object Buffer 2 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU2_LSH	4823	Object Buffer 2 Linear Start Address High	POSTED	4.3.10, p. 76
OBU2_BSX	4824	Object Buffer 2 X Size	POSTED	4.3.10.1, p. 77
OBU2_BSY	4825	Object Buffer 2 Y Size	POSTED	4.3.10.1, p. 77
OBU2_DEC	4826	Object Buffer 2 Decimate Control	POSTED	4.3.10.2, p. 78
OBU3_MCR	4830	Object Buffer 3 Master Control	POSTED	4.3.9.1, p. 74
OBU3_RFX	4831	Object Buffer 3 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU3_LSL	4832	Object Buffer 3 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU3_LSH	4833	Object Buffer 3 Linear Start Address High	POSTED	4.3.10, p. 76

70

PRELIMINARY DATA BOOK

Digital Video Processor



4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OBU3_BSX	4834	Object Buffer 3 X Size	POSTED	4.3.10.1, p. 77
OBU3_BSY	4835	Object Buffer 3 Y Size	POSTED	4.3.10.1, p. 77
OBU3_DEC	4836	Object Buffer 3 Decimate Control	POSTED	4.3.10.2, p. 78
OBU4_MCR	4840	Object Buffer 4 Master Control	POSTED	4.3.9.1, p. 74
OBU4_RFX	4841	Object Buffer 4 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU4_LSL	4842	Object Buffer 4 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU4_LSH	4843	Object Buffer 4 Linear Start Address High	POSTED	4.3.10, p. 76
OBU4_BSX	4844	Object Buffer 4 X Size	POSTED	4.3.10.1, p. 77
OBU4_BSY	4845	Object Buffer 4 Y Size	POSTED	4.3.10.1, p. 77
OBU4_DEC	4846	Object Buffer 4 Decimate Control	POSTED	4.3.10.2, p. 78
OBU5_MCR	4850	Object Buffer 5 Master Control	POSTED	4.3.9.1, p. 74
OBU5_RFX	4851	Object Buffer 5 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU5_LSL	4852	Object Buffer 5 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU5_LSH	4853	Object Buffer 5 Linear Start Address High	POSTED	4.3.10, p. 76
OBU5_BSX	4854	Object Buffer 5 X Size	POSTED	4.3.10.1, p. 77
OBU5_BSY	4855	Object Buffer 5 Y Size	POSTED	4.3.10.1, p. 77
OBU5_DEC	4856	Object Buffer 5 Decimate Control	POSTED	4.3.10.2, p. 78
OBU6_MCR	4860	Object Buffer 6 Master Control	POSTED	4.3.9.1, p. 74
OBU6_RFX	4861	Object Buffer 6 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU6_LSL	4862	Object Buffer 6 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU6_LSH	4863	Object Buffer 6 Linear Start Address High	POSTED	4.3.10, p. 76
OBU6_BSX	4864	Object Buffer 6 X Size	POSTED	4.3.10.1, p. 77
OBU6_BSY	4865	Object Buffer 6 Y Size	POSTED	4.3.10.1, p. 77
OBU6_DEC	4866	Object Buffer 6 Decimate Control	POSTED	4.3.10.2, p. 78
OBU7_MCR	4870	Object Buffer 7 Master Control	POSTED	4.3.9.1, p. 74
OBU7_RFX	4871	Object Buffer 7 Reference Frame X Size	POSTED	4.3.9.2, p. 75
OBU7_LSL	4872	Object Buffer 7 Linear Start Address Low	POSTED	4.3.10, p. 76
OBU7_LSH	4873	Object Buffer 7 Linear Start Address High	POSTED	4.3.10, p. 76
OBU7_BSX	4874	Object Buffer 7 X Size	POSTED	4.3.10.1, p. 77

July 1993



Digital Video Processor

4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
OBU7_BSY	4875	Object Buffer 7 Y Size	POSTED	4.3.10.1, p. 77
OBU7_DEC	4876	Object Buffer 7 Decimate Control	POSTED	4.3.10.2, p. 78
DWU: Display Wi	ndow Unit		POSTED	4.3.11, p. 78
DWU_MCR	4100	Display Window Master Control	POSTED	4.3.11.1, p. 78
DWU_HCR	4101	Display Window Horizontal Control	POSTED	4.3.11.2, p. 80
DWU0_DZF	4400	Display Window 0 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU0_RFX	4401	Display Window 0 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU0_LSL	4402	Display Window 0 LSA Low	POSTED	4.3.11.5, p. 82
DWU0_LSH	4403	Display Window 0 LSA High	POSTED	4.3.11.5, p. 82
DWU0_WSX	4404	Display Window 0 X Size	POSTED	4.3.11.6, p. 82
DWU0_WSY	4405	Display Window 0 Y Size	POSTED	4.3.11.6, p. 82
DWU0_DSX	4406	Display Window 0 X Start	POSTED	4.3.11.7, p. 83
DWU0_DSY	4407	Display Window 0 Y Start	POSTED	4.3.11.7, p. 83
DWU1_DZF	4410	Display Window 1 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU1_RFX	4411	Display Window 1 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU1_LSL	4412	Display Window 1 LSA Low	POSTED	4.3.11.5, p. 82
DWU1_LSH	4413	Display Window 1 LSA High	POSTED	4.3.11.5, p. 82
DWU1_WSX	4414	Display Window 1 X Size	POSTED	4.3.11.6, p. 82
DWU1_WSY	4415	Display Window 1 Y Size	POSTED	4.3.11.6, p. 82
DWU1_DSX	4416	Display Window 1 X Start	POSTED	4.3.11.7, p. 83
DWU1_DSY	4417	Display Window 1 Y Start	POSTED	4.3.11.7, p. 83
DWU2_DZF	4420	Display Window 2 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU2_RFX	4421	Display Window 2 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU2_LSL	4422	Display Window 2 LSA Low	POSTED	4.3.11.5, p. 82
DWU2_LSH	4423	Display Window 2 LSA High	POSTED	4.3.11.5, p. 82
DWU2_WSX	4424	Display Window 2 X Size	POSTED	4.3.11.6, p. 82
DWU2_WSY	4425	Display Window 2 Y Size	POSTED	4.3.11.6, p. 82
DWU2_DSX	4426	Display Window 2 X Start	POSTED	4.3.11.7, p. 83

Digital Video Processor



4.3.7 RFU: Reference Frame Unit (cont.)

Name	Index	Definition	Posted?	Ref. Section
DWU2_DSY	4427	Display Window 2 Y Start	POSTED	4.3.11.7, p. 83
DWU3_DZF	4430	Display Window 3 Zoom Factor	POSTED	4.3.11.3, p. 81
DWU3_RFX	4431	Display Window 3 Reference Frame X Size	POSTED	4.3.11.4, p. 81
DWU3_LSL	4432	Display Window 3 LSA Low	POSTED	4.3.11.5, p. 82
DWU3_LSH	4433	Display Window 3 LSA High	POSTED	4.3.11.5, p. 82
DWU3_WSX	4434	Display Window 3 X Size	POSTED	4.3.11.6, p. 82
DWU3_WSY	4435	Display Window 3 Y Size	POSTED	4.3.11.6, p. 82
DWU3_DSX	4436	Display Window 3 X Start	POSTED	4.3.11.7, p. 83
DWU3_DSY	4437	Display Window 3 Y Start	POSTED	4.3.11.7, p. 83

4.3.8 MMU: Memory Management Unit

4.3.8.1 MMU_MCR: MMU Master Control

I/O Address HIU_RDT Index 4000

Register MMU_MCR specifies the characteristics of the frame buffer used by the DVP.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			,		RSVD						FBD		FE	3C	

Bit #	Access	Reset	Description									
15:5	R/W	0h	RSVD	Reserved (read as '0').								
4	R/W	0	FBD	Frame Buffer Data Bus Width. 0 16-bit 1 32-bit								
3:0	R/W	0000	FBC	Frame Buffer Memory Device Address Configuration. 0000 64K 0001 128K 0010 256K 0011 1 M								

July 1993



Digital Video Processor

4.3.9 OBU: Object Buffer Unit

4.3.9.1 OBUo MCR: Object Buffer Master Control

POSTED I/O Address

HIU RDT

Index

4800 (OBU0 MCR: Object Buffer 0 Master Control) 4810 (OBU1_MCR: Object Buffer 1 Master Control)

4820 (OBU2_MCR: Object Buffer 2 Master Control) 4830 (OBU3_MCR: Object Buffer 3 Master Control) 4840 (OBU4_MCR: Object Buffer 4 Master Control)

4850 (OBU5 MCR: Object Buffer 5 Master Control) 4860 (OBU6 MCR: Object Buffer 6 Master Control) 4870 (OBU7_MCR: Object Buffer 7 Master Control)

The eight identical registers OBUo_MCR control the operation of the eight object buffers.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		LME	СМЕ	FL		OF	РМ		SSM	YBDC	XBDC		FA	

Bit #	Access	Reset	Descrip	tion
15:13	R/W	000	RSVD	Reserved (read as '0').
12	R/W	0	LME	Luminance Mask Enable. Specifies whether the MSB of a 16-bit input stream (typically the Y channel of YCbCr data) is written to the object buffer or masked. O Enable luminance data update (MSB written to object buffer) 1 Disable luminance data update (MSB masked)
11	R/W	0	CME	Chrominance Mask Enable. Specifies whether the LSB of a 16-bit input stream (typically the CbCr channel of YCbCr data) is written to the object buffer or masked. O Enable chrominance data update (LSB written to object buffer) Disable chrominance data update (LSB masked)
10	R/W	0	FL	Field Lock. Field-locks the object to the video source selected as the master in register VIU_WDT, bit MFTS. Onot field locked field locked
9:6	R/W	0h	ОРМ	Operation Mode. Enables operation of the object buffer and specifies the synchronization and addressing modes. O000 Disable OBU line O001 Enable OBU; lock to IPU1, address generation locked to IPU1 (bit FL must = 1) O100 Enable OBU; independent, interlaced addresses, start on line 1 O101 Enable OBU; independent, interlaced addresses, start on line 2 1100 Enable OBU; independent, normal addresses 1101 Enable OBU; independent, line replicate addresses (on read) 1110 Enable OBU; independent, block mode addresses (8 x 8 blocks, OBU0 only) 1111 Enable 16 x 8 blocks, OBU0 only XXXX All other configurations reserved.

PRELIMINARY DATA BOOK

Digital Video Processor



Bit #	Access	Reset	Descrip	tion
5	R/W	0	SSM	Single Sweep Mode. 0 Disable single sweep mode 1 Enable single sweep mode (reset OPM to 00000 after one field)
4	R/W	0	YBDC	Y BLT Direction Control. Specifies whether the Y address counter is incremented or decremented after each line. BLT to decreasing memory addresses BLT to increasing memory addresses
3	R/W	0	XBDC	X BLT Direction Control. Specifies whether the X address counter is incremented or decremented after each line. BLT to decreasing memory addresses BLT to increasing memory addresses
2:0	R/W	000	FA	FIFO Association. Specifies whether the stream written into the object buffer is to be copied to one of the output FIFOs. OOO No FIFO copy OO1 Copy object buffer to FIFO A during write O10 Copy object buffer to FIFO B during write O11 Copy object buffer to FIFO C during write 100 Copy object buffer to FIFO D during write XXX All other configurations reserved

OBUo_RFX: Object Buffer Reference Frame Size 4.3.9.2

POSTED

I/O Address

HIU RDT

Index

4801 (OBU0_RFX: Object Buffer 0 Reference Frame X Size)

4811 (OBU1_RFX: Object Buffer 1 Reference Frame X Size) 4821 (OBU2 RFX: Object Buffer 2 Reference Frame X Size)

4831 (OBU3_RFX: Object Buffer 3 Reference Frame X Size)

4841 (OBU4_RFX: Object Buffer 4 Reference Frame X Size)

4851 (OBU5 RFX: Object Buffer 5 Reference Frame X Size)

4861 (OBU6 RFX: Object Buffer 6 Reference Frame X Size) 4871 (OBU7 RFX: Object Buffer 7 Reference Frame X Size)

The eight identical registers OBUo_RFX specify, for each of the eight object buffers, the 11-bit width (in pixels) of the reference frame containing the object buffer.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD									RFX				·	

Bit #	Access	Reset	Descrip	otlon
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	RFX	Reference Frame X size (0-7FFh)

July 1993

65E D

9003364 0000138 753 PIXL



CL-PX2070
Digital Video Processor

4.3.10 OBUo LSb: Object Buffer Linear Start Address

POSTED

I/O Address Index HIU_RDT

4802 (OBU0_LSL: Object Buffer 0 Linear Start Address Low)

4812 (OBU1_LSL: Object Buffer 1 Linear Start Address Low)

4822 (OBU2_LSL: Object Buffer 2 Linear Start Address Low)

4832 (OBU3_LSL: Object Buffer 3 Linear Start Address Low)

4842 (OBU4_LSL: Object Buffer 4 Linear Start Address Low)

4852 (OBU5_LSL: Object Buffer 5 Linear Start Address Low)

4862 (OBU6_LSL: Object Buffer 6 Linear Start Address Low)

4872 (OBU7_LSL: Object Buffer 7 Linear Start Address Low) 4803 (OBU0_LSH: Object Buffer 0 Linear Start Address High)

4813 (OBU1_LSH: Object Buffer 1 Linear Start Address High)

4823 (OBU2_LSH: Object Buffer 2 Linear Start Address High) 4833 (OBU3_LSH: Object Buffer 3 Linear Start Address High)

4843 (OBU4 LSH: Object Buffer 4 Linear Start Address High)

4853 (OBU5 LSH: Object Buffer 5 Linear Start Address High)

4863 (OBU6_LSH: Object Buffer 6 Linear Start Address High)

4873 (OBU7_LSH: Object Buffer 7 Linear Start Address High)

Registers OBUo_LSL and OBUo_LSH specify the 23-bit linear starting address of the object buffer.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RSVD LSH

Bit # Access Reset Description

Object Buffer Linear Start Address Low

15:0 R/W 0h LSL Linear Start Address Low. Specifies the lower bits of the 22-bit linear starting address (LSb must = 0). (0-FFFEh)

Object Buffer Linear Start Address High

15:6 R/W 0h RSVD Reserved (read as '0').

5:0 R/W 0h LSH Linear Start Address High. Specifies the upper 6 bits of the 22-bit linear starting address. (0-7Fh)

76

PRELIMINARY DATA BOOK

Digital Video Processor



4.3.10.1 OBUo BSa: Object Buffer Size

POSTED

I/O Address HIU_RDT

Index

4804 (OBU0_BSX: Object Buffer 0 X Size) 4805 (OBU0_BSY: Object Buffer 0 Y Size) 4815 (OBU1_BSY: Object Buffer 1 Y Size) 4814 (OBU1_BSX: Object Buffer 1 X Size) 4824 (OBU2 BSX: Object Buffer 2 X Size) 4825 (OBU2_BSY: Object Buffer 2 Y Size) 4834 (OBU3_BSX: Object Buffer 3 X Size) 4835 (OBU3_BSY: Object Buffer 3 Y Size) 4844 (OBU4_BSX: Object Buffer 4 X Size) 4845 (OBU4_BSY: Object Buffer 4 Y Size) 4854 (OBU5_BSX: Object Buffer 5 X Size) 4855 (OBU5_BSY: Object Buffer 5 Y Size) 4864 (OBU6_BSX: Object Buffer 6 X Size) 4865 (OBU6_BSY: Object Buffer 6 Y Size) 4874 (OBU7_BSX: Object Buffer 7 X Size) 4875 (OBU7_BSY: Object Buffer 7 Y Size)

Registers OBUo BSX and OBUo BSY specify the size of the object buffer.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD		•						BSX					
		RSVD								BSY					

Bit # Access Reset Description

OBUo_BSX: Object Buffer X Size

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	BSX	Buffer X Size. Specifies the object buffer's width in pixels. The hardware always forces the LSb to '0'. (0-7FFh)

OBUo BSY: Object Buffer Y Size

15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	BSY	Buffer Y Size. Specifies the object buffer's height in pixels. (0-7FFh)

July 1993

65E D

9003364 0000140 301 **PIXL**

CL-PX2070 Digital Video Processor



4.3.10.2 OBUo DEC: Object Buffer Decimate Control

POSTED

Index

I/O Address

HIU RDT

4806 (OBU0 DEC: Object Buffer 0 Decimate Control)

4816 (OBU1_DEC: Object Buffer 1 Decimate Control) 4826 (OBU2_DEC: Object Buffer 2 Decimate Control)

4836 (OBU3 DEC: Object Buffer 3 Decimate Control)

4846 (OBU4 DEC: Object Buffer 4 Decimate Control)

4856 (OBU5_DEC: Object Buffer 5 Decimate Control)

4866 (OBU6_DEC: Object Buffer 6 Decimate Control)

4876 (OBU7 DEC: Object Buffer 7 Decimate Control)

Register OBUo DEC specifies the write decimation mask. DM7-DM0 are mapped to each successive group of eight pixels written into the object buffer. Do not drop the first line or pixel in a transfer to an object buffer (i.e., when BLT direction is up, DM0 must be '0'; when BLT direction is down, DM7 must be '0').

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD									DM6	DM5	DM4	DM3	DM2	DM1	DM0

Access	Reset	Descri	ption	
R/W	0h	RSVD	Reserved (read as '0').	
R/W	0h	DM7	Write Decimation Mask Bit 7.	
R/W	0h	DM6	Write Decimation Mask Bit 6.	_
R/W	0h	DM5	Write Decimation Mask Bit 5.	 For all Write Decimation Bits 7:0:
R/W	0h	DM4	Write Decimation Mask Bit 4.	Write pixel to frame buffer
R/W	0h	DM3	Write Decimation Mask Bit 3.	- 1 Drop pixel
R/W	0h	DM2	Write Decimation Mask Bit 2.	_
R/W	0h	DM1	Write Decimation Mask Bit 1.	_
R/W	0h	DM0	Write Decimation Mask Bit 0.	_
	R/W R/W R/W R/W R/W R/W R/W R/W	R/W 0h	R/W 0h RSVD R/W 0h DM7 R/W 0h DM6 R/W 0h DM5 R/W 0h DM4 R/W 0h DM3 R/W 0h DM2 R/W 0h DM1	R/W 0h DM7 Write Decimation Mask Bit 7. R/W 0h DM6 Write Decimation Mask Bit 6. R/W 0h DM5 Write Decimation Mask Bit 5. R/W 0h DM4 Write Decimation Mask Bit 4. R/W 0h DM3 Write Decimation Mask Bit 3. R/W 0h DM2 Write Decimation Mask Bit 2. R/W 0h DM1 Write Decimation Mask Bit 1.

4.3.11 DWU: Display Window Unit

4.3.11.1 DWU MCR: Display Window Master Control

POSTED

I/O Address HIU_RDT

4100 Index

Register DWU MCR controls the operation of the display window and indicates to the RFU whether or not the CL-PX2080 is present.

PRELIMINARY DATA BOOK

Digital Video Processor



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GCS	GFP	GFM	GVSP	GHSP	GBP	occ	IMS		RS	VD		WC3	WC2	WC1	WC0

Bit #	Access	Reset	Descri	otion
15	R/W	0	GCS	Graphics Clock Select 0 1/2x GPCLK 1 1x GPCLK
14	R/W	0	GFP	Graphics Field Polarity O normal polarity 1 inverted polarity
13	R/W	0	GFM	Graphics Field Mode 0 field polarity determined by value of GHSP on falling GVSP 1 GHSP input used as field select
12	R/W	0	GVSP	Graphics Vertical Sync Polarity. Specifies polarity of signal GVS. 0 active low 1 active high
11	R/W	0	GHSP	Graphics Horizontal Sync Polarity. Specifies polarity of signal GHS. 0 active low 1 active high
10	R/W	0	GBP	Graphics Blank Polarity. Specifies polarity of signal GBL. 0 active low 1 active high
9	R/W	0	occ	Occluded Window Control. Specifies whether the present hardware configuration includes the CL-PX2080. CL-PX2080 is present — system supports occluded windows CL-PX2080 is not present — system does not support occluded windows
8	R/W	0	IMS	Interlace Mode Select. Specifies whether the stream stored in the object buffer for display by the current display window is interlaced or non-interlaced. O Progressive-scan video (non-interlaced) Interlaced video
7:4	R/W	0000	RSVD	Reserved (read as '0').
3	R/W	0	МСЗ	Window 3 Control
2	R/W	0	WC2	Window 2 Control For all Window Controls 3:0: 0 Disable window
1	R/W	0	WC1	Window 1 Control 1 Enable window
0	R/W	0	WC0	Window 0 Control

July 1993

65E D

9003364 0000142 184 **P**PIXL

CL-PX2070



Digital Video Processor

4.3.11.2 DWU_HCR: Display Window Horizontal Control

POSTED

I/O Address HIU_RDT

Index 4101

Register DWU_HCR shares two functions, depending on whether or not the DVP is operating with the CL-PX2080, as specified register DWU_MCR, bit OCC.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								HAC					
			RS	VD							Μ\	vs			

Bit#	Access	Reset	Descri	otion
Horizor	ntal Active (Count (D)	WU_MCR,	bit OCC = 0)
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	HAC	Horizontal Active Count. Specifies the number of pixel periods in the horizontal line active interval for the output CRT display. (0-7FFh)
Minimu	m Window	Separati	on (DWU_I	MCR, bit OCC = 1)
15:8	R/W	0h	RSVD	Reserved (read as '0').
7:0	R/W	0h	MWS	Minimum Window Separation. Specifies the minimum number of pixel periods required to separate display windows. (0-ffh)

Digital Video Processor



4.3.11.3 DWUd DZF: Display Window Display Zoom Factor

POSTED

I/O Address HIU RDT

Index 4400 (DWU0 DZF: Display Window 0 Zoom Factor)

4410 (DWU1_DZF: Display Window 1 Zoom Factor)

4420 (DWU2 DZF: Display Window 2 Zoom Factor)

4430 (DWU3_DZF: Display Window 3 Zoom Factor)

Register DWUd_DZF specifies the X and Y zoom factors to be applied to the display window output (functional only when used with CL-PX2080). The image is scaled according to the following formula:

Scaling =
$$\frac{256}{\text{ZOOM FACTOR}}$$

For example, a zoom factor of 128 yields a scaling factor of 2. A zoom factor of '0h' specifies a scaling factor of one (no change in image size).

The contents of the object buffer are not affected by the zoom factors.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			YZC	ЮМ		-					XZC	ЮМ			

Bit#	Access	Reset	Description
15:8	R/W	0h	YZOOM Y Zoom Factor — line replication value. (0-FFh)
7:0	R/W	0h	XZOOM X Zoom Factor — pixel replication value. (0-FFh)

4.3.11.4 DWUd_RFX: Display Window Reference Frame Size

POSTED

I/O Address HIU_RDT

Index 4401 (DWU0 RFX: Display Window 0 Reference Frame X Size)

4411 (DWU1_RFX: Display Window 1 Reference Frame X Size)

4421 (DWU2_RFX: Display Window 2 Reference Frame X Size)

4431 (DWU3_RFX: Display Window 3 Reference Frame X Size)

Register DWUd_RFX specifies the 11-bit pixel width of the reference frame containing the display window.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								RFX					

Bit #	Access	Reset	Descri	ption
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	RFX	Reference Frame X size. (0-7FFh)

July 1993

65E D

9003364 0000144 T57 EPIXL



CL-PX2070 Digital Video Processor

4.3.11.5 DWUd LSb: Display Window Linear Start Address

POSTED

I/O Address

HIU_RDT

Index

4402 (DWU0_LSL: Display Window 0 LSA Low) 4403 (DWU0_LSH: Display Window 0 LSA High) 4412 (DWU1_LSL: Display Window 1 LSA Low) 4413 (DWU1_LSH: Display Window 1 LSA High) 4422 (DWU2_LSL: Display Window 2 LSA Low) 4423 (DWU2_LSH: Display Window 2 LSA High)

4432 (DWU3_LSL: Display Window 3 LSA Low) 4433 (DWU3_LSH: Display Window 3 LSA High)

Registers DWUd_LSL and DWUd_LSH specify the 23-bit linear starting address of the display window.

15 14 13 12 11 10 LSL LSH **RSVD**

Bit # Access Reset Description

DWUd_LSL: Display Window Linear Start Address Low

Linear Start Address Low. Specifies the lower bits of the 22-bit linear 15:0 LSL R/W 0h starting address. (LSb must = 0). (0-7FFFh)

DWUd LSH: Display Window Linear Start Address High

15:7	R/W	0h	RSVD	Reserved (read as '0').
6:0	R/W	0h	LSH	Linear Start Address High. Specifies the upper 7 bits of the 22-bit linear starting address. (0-7Fh)

4.3.11.6 DWUd WSa: Display Window Size

POSTED

I/O Address

HIU RDT

Index

4404 (DWU0_WSX: Display Window 0 X Size) 4405 (DWU0_WSY: Display Window 0 Y Size) 4414 (DWU1_WSX: Display Window 1 X Size) 4415 (DWU1_WSY: Display Window 1 Y Size)

4424 (DWU2_WSX: Display Window 2 X Size) 4426 (DWU2_WSY: Display Window 2 Y Size) 4434 (DWU3_WSX: Display Window 3 X Size) 4435 (DWU3_WSY: Display Window 3 Y Size)

Registers DWUd_WSX and DWUd_WSY specify the size of the display window.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD								WSX					
		RSVD								WSY					

Digital Video Processor



Bit #	Access	Reset	Descri	ption
DWUd_	WSX: Displa	ay Windov	v X Size	
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	WSX	Window X Size. Specifies the X dimension of the display window in pixels. (LSb must = 0)
DWUd_	WSY: Displ	ay Windo	w Y Size	
15:11	R/W	0h	RSVD	Reserved (read as '0').
10:0	R/W	0h	WSY	Window Y Size. Specifies the Y dimension of the display window in pixels. (0-7FFh)

4.3.11.7 DWUd_DSa: Display Window Start

POSTED

I/O Address

HIU_RDT

Index

4406 (DWU0_DSX: Display Window 0 X Start)
4416 (DWU1_DSX: Display Window 1 X Start)
4416 (DWU1_DSX: Display Window 1 X Start)
4426 (DWU2_DSX: Display Window 2 X Start)
4436 (DWU3_DSX: Display Window 3 X Start)
4437 (DWU3_DSY: Display Window 3 Y Start)

Registers DWUd_DSX and DWUd_DSY specify the location of the top left corner of the display window relative to the top left corner of the output CRT display.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD							DS	sx					
	RS								DS	SY					

	RSVD	DSY
Bit #	Access R	Description

DWUd_	DWUd_DSX: Display Window X Start						
15:12	R/W	0h	RSVD	Reserved (read as '0').			
11:0	R/W	0h	DSX	Display X Start. Specifies the pixel offset from the CRT column 0 to the left-most column of the display window. (0-7FFh)			

15:12	R/W	0h	RSVD	Reserved (read as '0').
11:0	R/W	0h	DSY	Display Y Start. Specifies the pixel offset from the CRT row 0 to the top-most row of the display window. (0-7FFh)

July 1993



ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings

This section lists the absolute maximum ratings of the DVP. Stresses above those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

Storage temperature	65 to +150°C
Voltage on any pin with respect to ground	
Power Supply Voltage	
Lead Temperature (10 seconds)	300°C

5.2 DVP Specifications (Digital)

Symbol	Parameter	MIN	MAX	Conditions
VDD	Power Supply Voltage	4.75 V	5.25 V	Normal Operation
V _{IL}	Input Low Voltage	0 V	0.8 V	
V _{IH}	Input High Voltage	2.0 V	V _{DD} + 0.8	V
V _{OL}	Output Low Voltage		0.4 V	I _{OL} = 4 mA
V _{OH}	Output High Voltage	2.4 V	٧	I _{OH} = 400 μA
I _{DD}	Digital Supply Current		N/A	VDD Nominal
lL	Input Leakage	-10 μ A	10 μΑ	0 < V _{IN} < V _{DD}
C _{IN}	Input Capacitance		10 pF	
C _{OUT}	Output Capacitance		10 pF	

Digital Video Processor



5.3 AC Characteristics/Timing Information

This section includes system timing requirements for the DVP. Timings are provided in nanoseconds (ns), at TTL input levels, with the ambient temperature varying from 0 to 70°C, and V_{CC} varying from 4.75 to 5.25V DC.

NOTE: 1. All timings assume a load of 50 pF.

2. TTL signals are measured at TTL threshold; CMOS signals are measured at CMOS threshold.

5.3.1 Index of Timing Information

ISA Bus Timing .		86
Figure 5-1.	ISA Bus — I/O Timing	87
MCA Bus Timing		88
Figure 5-2.	MCA Bus — I/O Timing	89
Figure 5-3.	MCA Bus — CDSFDBK* Timing	89
Figure 5-4.	MCA Bus — CDSETUP* Timing	89
Local Hardware I	Interface Timing	90
Figure 5-5.	Local Hardware Interface — Write Timing	90
Figure 5-6.	Local Hardware Interface — Read Timing	91
Video Port Timin	g	92
Figure 5-7.	Video I/O Timing	93
Figure 5-8.	STALL* and STALLRQ* Timing	93
Figure 5-9.	Video and Graphics Port Timing	93
Memory Timing .		94
Figure 5-10.	Read Transfer Cycle Timing	94
Figure 5-11.	CAS* Before RAS* Refresh Timing	95
Figure 5-12.	Memory Read Timing	97
Figure 5-13.	Memory Write Timing	97



CL-PX2070 Digital Video Processor

5.3.2 ISA Bus Timing

Table 5-1. ISA Bus Timing

Ref.	Parameter		MIN	MAX
t ₁	Setup	AD[15:0] address valid before IOR*/IOW* active	30 ns	_
t ₂	Delay	IOR*/IOW* active to DEN* active, DDIR change	4 ns	20 ns
t ₃	Delay	IOR* active to AD[15:0] read data out low Z	4 ns	75 ns
14	Delay	IOR* active to AD[15:0] read data out valid		75 ns
5	Pulse Width	IOR*/IOW*	100 ns	
1 ₆	Delay	IOR*/IOW* inactive to DEN* inactive, DDIR change	4 ns	20 ns
7	Delay	IOR* inactive to AD[15:0] read data invalid	4 ns	20 ns
8	Hold	AD[15:0] address valid after IOR*/IOW* active	4 ns	
9	Setup	AD[15:0] write data valid before IOW* inactive	50 ns	
110	Hold	AD[15:0] write data valid after IOW* inactive	4 ns	
t ₁₁	Delay	IOW*/IOR* inactive to IOW*/IOR* active	80 ns	

CL-PX2070 Digital Video Processor







Figure 5-1. ISA Bus — I/O Timing





5.3.3 MCA Bus Timing

Table 5-2. MCA Bus Timing

Ref.	Parameter		MIN	MAX
t ₁	Setup	AD[15:0] address valid before ADL* active	40 ns	
t ₂	Setup	S0*, S1* valid before ADL* active	7 ns	
t ₃	Pulse Width	ADL*	35 ns	
t ₄	Hold	S0*, S1* from ADL* inactive	20 ns	
5	Hold	AD[15:0] address from ADL* inactive	25 ns	
6	Hold	M/IO* from ADL* inactive		
7	Setup	AD[15:0] address valid before CMD* active	80 ns	
8	Setup	S0*, S1* valid before CMD* active	50 ns	
 lg	Setup	ADL* active before CMD* active	35 ns	
10	Hold	AD[15:0] address from CMD* active	25 ns	
11	Hold	S0*, S1* from CMD* active	25 ns	
12	Setup	AD[15:0] write data valid before CMD* active	15 ns	
t ₁₃	Hold	AD[15:0] write data valid from CMD* inactive	0 ns	
14	Delay	CMD* active to AD[15:0] read data valid	45 ns	
l ₁₅	Delay	CMD* inactive to AD[15:0] read data invalid	0 ns	
t ₁₆	Delay	CMD* inactive to AD[15:0] read data high Z		30 ns
t ₁₇	Delay	CMD* active to DEN* active/DDIR change		35 ns
18	Delay	CMD* inactive to DEN* inactive/DDIR change		20 ns
t ₁₉	Delay	CMD* inactive to CMD* active		
t ₂₀	Pulse Width	CMD*	90 ns	
121	Delay	AD[15:0] address, M/IO* valid to CDSFDBK* active		55 ns
t ₂₂	Delay	AD[15:0] address, M/IO* invalid to CDSFDBK* inactive	0 ns	
t ₂₃	Setup	CDSETUP* active before ADL* active	10 ns	
t ₂₄	Hold	CDSETUP* active after CMD* active	25 ns	
t ₂₅	Hold	CDSETUP* active after ADL* inactive	20 ns	

PRELIMINARY DATA BOOK




Figure 5-2. MCA Bus -- I/O Timing




Figure 5-3. MCA Bus -- CDSFDBK* Timing





Figure 5-4. MCA Bus — CDSETUP* Timing

July 1993 Preliminary data book






Local Hardware Interface Timing 5.3.4

Table 5-3. Local Hardware Interface — Write Timing

Ref.	Parameter		MIN	MAX
t ₁	Period	PCLK	50 ns	
t ₂	Pulse Width	PCLK	12 ns	
	Setup	IOW*, CS* before PCLK rising edge	10 ns	
t ₄	Setup	CS*, RS[3:1] before IOW* active	1 cycle	
t ₅	Pulse Width	lOW*	2 cycles	
t ₆	Hold	PCLK rising edge to IOW*, CS* transition	2 ns	
t ₇	Delay	IOW* inactive to IOW* active	2 cycles	
t ₈	Setup	D[15:0] valid before IOW* inactive	15 ns	
t ₉	Hold	CS*, RS[3:1], D[15:0] valid to IOW* inactive	2 ns	
t ₁₀	Delay	PCLK rising edge to CHRDY* active	4 ns	20 ns
t ₁₁	Delay	IOW* inactive to CHRDY* inactive	4 ns	20 ns
t ₁₂	Pulse Width	CHRDY*	1 cycle	2 cycles
t ₁₃	Delay	IOW* active to CHRDY* active	1 cycle	1 cycle
t ₁₄	Transition	PCLK		5 ns



NOTES: Timing is shown relative to clock. Internally, D[15:0], IOW*/IOR*, RS[3:1] must be stable for the entire cycle following CS* active. D[15:0] is sampled on the 2nd rising edge after CS* is asserted.

> CS*, IOW*, RS[3:1] must be asserted.

If IOW* exceeds 2 cycles, CHRDY* is negated after 2 cycles. In this case, t₁₁ is referenced to PCLK.

Figure 5-5. Local Hardware Interface — Write Timing

Digital Video Processor



Table 5-4. Local Hardware Interface — Read Timing

Ref.	Parameter		MIN	MAX
t ₁	Period	PCLK	50 ns	
t ₂	Pulse Width	PCLK	12 ns	
t ₃	Setup	IOR*, CS* active before PCLK rising edge	12 ns	
t ₄	Setup	CS*, RS[3:1] valid before IOR* active	1 cycle	
t ₅	Pulse Width	IOR*	3 cycles	
t ₆	Hold	PCLK rising edge to IOR* inactive, CS* inactive	2 ns	
t ₇	Delay	IOR* inactive to IOR*/IOW* active	2 cycles	
t ₈	Delay	IOR* active to D[15:0] low impedance	4 ns	20 ns
t ₉	Delay	IOR* active to D[15:0] valid	4 ns	40 ns
t ₁₀	Hold	IOR* inactive to D[15:0], CS*, RS[3:1] invalid	2 ns	
t ₁₁	Delay	PCLK rising edge to CHRDY* active	4 ns	20 ns
t ₁₂	Delay	IOR* active to CHRDY* active	1 cycle	1 cycle
t ₁₃	Pulse Width	CHRDY*	2 cycles	2 cycles
t ₁₄	Delay	PCLK rising edge to CHRDY* inactive	4 ns	20 ns
t ₁₅	Delay	IOR* inactive to D[15:0] high impedance	2 ns	20 ns
t ₁₆	Transition	PCLK		5 ns




Figure 5-6. Local Hardware Interface --- Read Timing

July 1993



Digital Video Processor

5.3.5 Video Port Timing

Table 5-5. Video Port Timing

Ref.	Parameter		MIN	MAX
t ₁	Period	VnCLK	33 ns	
t ₂	Pulse width	VnCLK high	12 ns	
t ₃	Setup	VnPH before VnCLK rising edge	10 ns	
t ₄	Hold	VnPH from VnCLK rising edge	2 ns	
t ₅	Delay	VnD[15:0] output, VnVS/VnHS/VnBL valid after VnCLK rising edge	5 ns	15 ns
t ₆	Delay	VnIEN* valid after VnCLK rising edge	5 ns	15 ns
t ₇	Transition	GPCLK		5 ns
t ₈	Transition	SBCLK		5 ns
t ₉	Setup	VnD[15:0] input, VnVS/VnHS/VnBL before VnCLK rising edge	10 ns	
t ₁₀	Hold	VnD[15:0] input, VnVS/VnHS/VnBL after VnCLK rising edge	2 ns	
t ₁₁	Transition	VnCLK		5 ns
t ₁₂	Setup	STALLRQ* active before V2CLK rising edge	10 ns	
t ₁₃	Hold	STALLRQ* active after V2CLK rising edge	2 ns	-
t ₁₄	Hold	STALL* valid after V2CLK rising edge	7 ns	20 ns
t ₁₅	Hold	STALL* invalid after V2CLK rising edge	7 ns	20 ns
t ₁₆	Pulse Width	GPCLK high	4 ns	
t ₁₇	Pulse Width	GPCLK low	4 ns	
t ₁₈	Period	GPCLK	12.5 ns	12.5 ns
t ₁₉	Setup	GHS, GVS, GBL before GPCLK rising edge	10 ns	
t ₂₀	Hold	GHS, GVS, GBL after GPCLK rising edge	2 ns	
t ₂₁	Delay	FCLK rising edge after GPCLK rising edge	5 ns	15 ns
t ₂₂	Delay	SBCLK rising edge after GPCLK rising edge	5 ns	15 ns
t ₂₃	Delay	SBCLK low from GPCLK rising edge	5 ns	15 ns
t ₂₄	Delay	FCLK low from GPCLK rising edge	5 ns	15 ns
t ₂₅	Delay	SBCLK rising edge from FCLK	0 ns	5 ns
t ₂₆	Setup	FRDY valid before GPCLK rising edge	10 ns	
¹ 27	Hold	FRDY valid after GPCLK rising edge	2 ns	
28	Setup	ZC[3:0] valid before FCLK rising edge	10 ns	
t ₂₉	Hold	ZC[3:0] valid after FCLK rising edge	2 ns	

92

PRELIMINARY DATA BOOK




Figure 5-7. Video I/O Timing




Figure 5-8. STALL* and STALLRQ* Timing




Figure 5-9. Video and Graphics Port Timing

July 1993



5.3.6 Memory Timing

Table 5-6. Read Transfer Cycle Timing

Ref.	Parameter		MIN MAX
t ₁	Setup	FBA[9:0] row address valid before RAS* active	160 ns
t ₂	Hold	FBA[9:0] row address valid after RAS* active	22 ns
t ₃	Setup	FBA[9:0] column address valid before CAS* active	6 ns
t ₄	Hold	FBA[9:0] column address valid after CAS* active	22 ns
t ₅	Setup	SBCLK falling edge (static interval) before RAS* active	86 ns
t ₆	Delay	RAS* active to CAS* active to SBCLK active	38 ns
t ₇	Delay	RAS* inactive to SBCLK active	86 ns
t ₈	Pulse Width	CAS*	22 ns
t ₉	Pulse Width	RAS[1:0]*	86 ns
t ₁₀	Period	MCLK	16 ns
t ₁₁	Transition	MCLK	5 ns
t ₁₂	Setup	DTE* active to RAS[1:0]* active	10 ns
t ₁₃	Delay	RAS[1:0]* inactive to DTE* inactive	1911




Figure 5-10. Read Transfer Cycle Timing

94 PRELIMINARY DATA BOOK



Table 5-7. CAS* Before RAS* Refresh Timing

Ref.	Parameter		MIN MAX
t ₁	Pulse Width	RAS1*	86 ns
t ₂	Pulse Width	RAS0*	86 ns
t ₃	Delay	CAS* active to RAS1* active	38 ns
4	Delay	CAS* active to RAS0* active	38 ns
5	Period	MCLK	16 ns
t ₆	Transition	MCLK	5 ns




Figure 5-11. CAS* Before RAS* Refresh Timing

July 1993



Digital Video Processor



Table 5-8. Memory Read and Write Timing

Ref.	Parameter		MIN	MAX
t ₁	Period	MCLK	16 ns	
t ₂	Transition	MCLK		5 ns
t ₃	Pulse Width	MCLK low	6 ns	
t ₄	Setup	FBA[9:0] row address valid before RAS* active	6 ns	
t ₅	Hold	FBA[9:0] row address valid after RAS* active	22 ns	
t ₆	Setup	FBA[9:0] column address valid before CAS* active	6 ns	
t ₇	Hold	FBA[9:0] column address valid after CAS* active	22 ns	
t ₈	Delay	RAS* active to CAS* active	38 ns	
t ₉	Delay	CAS* inactive to CAS* active (precharge)	11 ns	
t ₁₀	Hold	RAS* active from CAS* active	38 ns	
t ₁₁	Delay	RAS* inactive to RAS* active (precharge)	86 ns	
t ₁₂	Pulse Width	CAS*	27 ns	
t ₁₃	Setup	WE* inactive before RAS* active	38 ns	
t ₁₄	Delay	FBD[31:0] valid after CAS* active (CAS* access time)	22 ns	
t ₁₅	Hold	FBD[31:0] valid after CAS* inactive	0 ns	
t ₁₆	Delay	FBD[31:0] valid after DTE* active	38 ns	
t ₁₇	Setup	WE* active before CAS* active	6 ns	6 ns
t ₁₈	Pulse Width	CAS*	27 ns	
t ₁₉	Hold	WE* active from CAS* active	70 ns	
t ₂₀	Setup	FBD[31:0] write valid before CAS* active	6 ns	
t ₂₁	Hold	FBD[31:0] write valid after CAS* active	22 ns	

97

CL-PX2070 Digital Video Processor






Figure 5-12. Memory Read Timing




Figure 5-13. Memory Write Timing

July 1993 PRELIMINARY DATA BOOK



Digital Video Processor

PACKAGE DIMENSIONS — 160-Lead PQFP




Figure 6-1. DVP Package Information





Figure 6-2. DVP Package Information (Expanded View)

7. ORDERING INFORMATION

When ordering the CL-PX2070 DVP, use the following format:



 $^{^{\}dagger}$ Contact Cirrus Logic, Inc., for up-to-date information on revisions.

July 1993



Digital Video Processor

APPENDIX A. DVP REGISTERS — QUICK REFERENCE

HIU: Hos	t Interfa	ice Unit	t				5	IVSP	IPU1_PIX	2100		15:11	RSVD
HIU_CSU	27C0	15:12	RSVD	-			4 3	IHSP IBP				10:0	PC
	0290	11:8	VER				2	IBT	IPU1_LIC	2101		15:11 10:0	RSVD LC
		7:6 5:3	RSVD HSB				1:0	IOM	IPU1 FLC	2102		15	RSVD
		2	RSVD	VIU_DPCf	1002	Р	15:12	RSVD	1401_100	2102		15:0	FC
		1	FBT		1003		11:9 8:6	VSUDC IPU1DC	IPU1 LIR	2103		15:11	RSVD
		0	PAS				5:3	IPU2DC				10:0	IRLC
HIU DBG	27C0	15:10	RSVD	-			2:0	ODC	IPU1_FIR	2104		15	FCE
mo_bba	0290	9	DRE	VIU_WDT	1004	Ρ		RSVD				14:0	IRFC
		8:0	RSVD	_			14	MMS	IPU1_LRB	2200		15:8 7:0	RSVD LRB
HIU_DRD	27C0	15	EDT				13:11 10	MFTS WTE	IPU1_LRD	2201		15:8	RSVD
	0290	14:10	XC YC				9:0	TMOUT	IPU I_LND	2201		7:0	LRD
		9:5 4:0	SIMIN	VIU_TEST	1006		15	MF	IPU1 MCRf	3000	Р	15	FPS
			•				14	MFID		3100		14	IM
HIU_OCS	27C2	15	RSVD	=			13:11	RSVD OBIN				13	PSE
	0292	14	FDNE				10 9	OVS				12 11	CSCE LE
		13	FFNF				8	OHS				10	YSP
		12 11	RSVD SRC				7	OBL				9:8	ODT
		10	MDE				6	OFID				7:4	OF
		9	DPC				5 4	I2VS I2BL				3:0	IF
		8	MPC				3	12FID	IPU1_XBFf	3001 3101	Р	15:13 12:0	BF RSVD
		7 6:5	PMC RSVD				2	IIVS	IPU1 XBIf	3002	Р	15:11	RSVD
		4	SR				1	I1BL	IFO1_XBII	3102	-	10:0	BI
		3:0	IEM				1	12FID	IPU1_XEIf	3003	Р	15:11	RSVD
				VSU HSW	1100		15:7	RSVD	-	3103		10:0	EI
HIU_IRQ	27C2 0292	15:6 5	RSVD OBT				6:0	HSW	IPU1_XSFf	3004	Р	15:5	SF
	0292	4	IP2C	VSU_HAD	1101	Р	15:10	RSVD		3104		4:0	RSVD
		3	IP1C				9:0	HAD	IPU1_XSIf	3005	Р		RSVD
		2	FUN	VSU_HAP	1102	Ρ	15:11	RSVD	IBILL VOE	3105		5:0	SI BF
		1 0	FOV WDT			_	10:0	HAP	IPU1_YBFf	3006 3106	۲	15:13 12:0	RSVD
HIU RIN	27C4	15	AIC	_ VSU_HP	1103	Р	15:10 9:0	RSVD HP	IPU1_YBIf	3007	Р	15:11	RSVD
1110_11114	0294	14:0	RIN	VSU_VSW	1104	Р	15:7	RSVD	010	3107	•	10:0	BI
HIU RDT	27C6	15:0	DIO	_	1104	•	6:0	VSW	IPU1_YEIf	3008	Р	15:11	RSVD
-	0296			VSU_VAD	1105	P	15:10	RSVD		3108		10:0	El
HIU_MDT	27C8	15:0	MIO	<u> </u>			9:0	VAD	IPU1_YSFf	3009	Р	15:6	SF
	0298			VSU_VAP	1106	Р	15:11	RSVD		3109	_	5:0	RSVD
HIU_ISU	0001	15:14	RSVD	-			10:0	VAP	IPU1_YSIf	300a 310a	Р	15:6 5:0	RSVD SI
		13:11	IP2S	VSU_VP	1107	Ρ	15 14	SGE SSE	IPU1 KFCf	300b	P	15:8	RSVD
		10:8 7:0	IP1S OBIS				13	VFL	,, 01_,(10)	310b	•	7:0	KEYFC
		7.0	OBIO					RSVD	IPU1 MMY1	300c	Р	15:8	YRMAX
VBU: Vid	eo Bus	Unit					9:0	VP		310c		7:0	YRMIN
VIU_MCRp	1000	15	STM	VPU: Vid	on Dra		eenr	Unit	IPU1_MMUf		₽	15:8	UGMAX
	1001	14	OFP	VPU MCR	2000		15:13	RSVD		310d		7:0	UGMIN
		13:12	OSS	VFO_WICH	2000	Г	12	ALUE	IPU1_MMVf	300e	Ρ	15:8	VBMAX
		11 10	OHSP				11:8	OPFSS		310e		7:0	VBMIN
		9	OBP				7:4	IP2FSS					
		8	OBT				3:0	IP1FSS					
		7 6	IFP ISS										
		o	100										

100

PRELIMINARY DATA BOOK

Digital Video Processor



IPU2_PIX	2300	15:11 10:0 14:11	RSVD PC RSVD	SIU_FAR	4001		15:7 6 5	RSVD FGR FFR				5	10:6 5 4	OPM SSM YBDC
		10:0	LC	SIUs SIM	2e00		4:0 15:14	RSVD	-				3 2:0	XBDC FA
IPU2_FLC	2302	15 14:0	RSVD FC		2e1f		13:9	OTN EP		OBUo_RFX	4801 4871		15:11 10:0	RSVD RFX
IPU2_LIR	2303	15:11 10:0	RSVD IRLC				7:4 3:0	FA OBA		OBUo_LSL	4802 4872		15:0	LSL
IPU2_FIR	2304	15 14:0	FCE IRFC	ALU MCRI	2900	В	15	GBM		OBUo_LSH	4803		15:7	RSVD
IPU2 MCRf	3200	P 15	FPS	ALU_MCHI	2900	Р	14:13	TF			4873		6:0	LSH
	3300	14	IM		200.		12:9	AOP		OBU ₀ _BSX	4804		15:11	RSVD
		13	PSE				8:7	YOUT		ODIL- DOV	4874		10:0	BSX
		12:0	RSVD				6:5	UOUT		OBUo_BSY	4805 4875		15:11 10:0	RSVD BSY
IPU2_XBIf	3202	P 15:11	RSVD				4:3	VOUT		OPUL DEC				
	3302	10:0	Bi				2 1	OPCS OPBS		OBUo_DEC	4806 4876		15:8 7	RSVD DM7
IPU2_XEI1	3203	P 15:11	RSVD				ò	OPAS			4070		, 6	DM6
	3303	10:0	EI	ALU TOP	2902	P	15:8	CTC	•				5	DM5
IPU2_YBif	3207	P 15:11	RSVD	ALO_TOP	LOUL		7:0	отс					4	DM4
	3307	10:0	Bi	ALU_AV	2903	P	15:8	RSVD	•				3	DM3
IPU2_YEIf	3208 3308	P 15:11 10:0	RSVD El	VCO_V4	2300	'	7:0	AV					2 1	DM2 DM1
	3306	10.0		ALU_LOPx	2904	. Р	15:0	MLOP	•				0	DMO
SIU MCR	2800	15:14	RSVD	•	2906							•	•	Divio
OIO_WOT	2000	13:12		ALU_CAx	2907	P	15:9	RSVD	-	DWU_MCR	4100	P ·	15	GCS
		11:10		/\LO_0/\	2908	•	8	TAG		D	,,,,,,		14	OCC
		9:5	SI2		2909		7:0	CON					13	GFM
		4:0	SI1	ALU_CBx	290a	Р	15:9	RSVD	•			-	12	GBP
SIU_FCS	2801	15:14	RSVD		290b		8	TAG					11	GBP
		13	FGF		290c		7:0	CON					10	GBP
		12	FGE	ALU_CCx	290d	Р	15:9	RSVD	•				9	occ
		11	FFF	-	290e		8	TAG					8 7:4	IMS RSVD
		10	FFE		290f		7:0	CON					7. 4 3	MC3
		9 8	FEF FEE	OPU_MCRf	2a00	Р	15	FPS	•				2	WC2
		7	FDF		2b00		14	IM					1	WC1
		6	FDE				13	ZE					0	WCO
		5	FCF				12:11	RSVD		DWU_HCR	4101	P ·	15:11	RSVD
		4	FCE				10	LSM					10:0	HAC
		3	FBF				9:4 3:0	RSVD IF					15:8	RSVD
		2	FBE	0011 7014	0-00				-			7	7:0	MWS
		1	FAF	OPU_XBI1	2a02 2b02	Р	15:11 10:0	RSVD BI		DWUd_DZF	4400	Ρ.	15:8	YZOOM
		0	FAE	ODII V5#		_			-		4430		7:0	XZOOM
SIU_FOU	2802	15:14	RSVD FGO	OPU_XEIf	2a03 2b03	۲	15:11 10:0	RSVD El		DWUd_RFX			15:11	RSVD
		13 12	FGU FGU	OPU YBIf	2a07	_	15:11	RSVD	-		4431		10:0	RFX
		11	FFO	OF0_1611	2b07	_	10:0	BI		DWUd_LSL	4402	Ρ.	15:0	LSL
		10	FFU	OPU YEIf	2a08	P	15:11	RSVD	•		4432			
		9	FEO	OFU_1EII	2b08	_	10:0	El		DWUd_LSH	4403		15:7	RSVD
		8	FEU		2000		10.0				4433		6:0	LSH
		7	FDO							DWUd_WSX			15:11	RSVD
		6	FDU	RFU: Refe	erence	F	rame	Unit			4434		10:0	WSX
		5 4	FCO	MMU MCR	4000		15:5	RSVD	•	DWUd_WSY			15:11	RSVD
		3	FCU FBO				4	FBD			4435		10:0	WSY
		2	FBU				3:0	FBC		DWUd_DSX			15:12	RSVD
		1	FAO								4436		11:0	DSX
		Ö	FAU	OBUo_MCR		. Р	15:13	RSVD		DWUd_DSY			15:12	RSVD
					4870		12	LME			4437		11:0	DSY
							11	CME						

July 1993

65E D

fractional index 51

9003364 0000164 845 EPIXL

CL-PX2070

Digital Video Processor



INDEX

Symbols	fractional index 51
	integer index 51, 69
+5 VDC, signal VDD 19	blanking
Numerics	horizontal/composite signal V1HB 18
Numerics	signal V2HB 18
SAD 14	signal GBL 17
16-bit I/O cycle, signal IO16 14	buffer
, , ,	data, see data buffer
A	digital logic and interface
	+5 VDC, signal VDD 19
absolute maximum ratings 84	ground, signal VSS 19
AC characteristics/timing information 85-93	frame, see frame buffer
AD[15:0] 15	size 77
address ABM 501 15	bus clock
/data bus, signals AD[15:0] 15	serial, signal SBCKL 19
/data bus, signals SAD[15:0] 14	bus video data, signals V1D[15:0] 18
bus, signals FBA[9:0] 19	byte enable high, signal SBHE* 16
column address strobes, signals CAS[1:0] 19	•
counter, preloading 47	C
enable, signal AEN 14	
HIU register address map 22 I/O address map, host system 23	capacitance, input and output 84
index, automatic increment control 27	card
latch, signal ADL* 16	data size, signal CDDS16* 15
linear start address 76, 82	select feedback, signal CDSFDBK* 15
port address select 23	setup, signal CDSETUP* 15
row address strobes, signals RAS[1:0] 19	CAS[1:0] 19 CDCHRDY 15
ADL* 16	CDDS16* 15
AEN 14	CDRESET 16
Alpha Value 64	CDSETUP* 15
AĹU	timing (MCA Bus) 89
enable 44	CDSFDBK* 15
master control 62	timing (MCA Bus) 89
registers 42	channel
ALU_AV: Alpha Value 64	pointer, initializing 47
ALU_CAx: Constant A 65	ready, signal CHRDY 14, 15, 16
ALU_CBx: Constant B 66	chip select, signal CS* 16
ALU_CCx: Constant C 66	CHRDY 14
ALU_LOPx: Logic Operation 65	CHRDY* 16
ALU_MCRf: Master Control 62	chroma key max/min 53
ALU_TOP: Tag Operation 64	chrominance mask enable 74
arithmetic operations, select 63	clock
automatic increment control 27	FIFO write, signal FCLK 19
В	memory, signal MCLK 19
В	pixel, signal GPCLK 17
begin X column	processor, signal PCLK 17
fractional index 49	video data, signal V1CLK 18
integer index 49, 56, 68	CL-PX2070
begin Y row	electrical specifications 84-93
-	operating mode 26

Digital Video Processor



pin assignment table 12 pin information 10-12 signal descriptions, detailed 14-19 CL-PX2080 79 CMD* 16 Color Space Converter, enable 48 column address strobes, signals CAS[1:0] 19 command, signal CMD* 16 composite /horizontal blanking signal V1HB 18 signal V2HB 18 /vertical sync, signal V2VS 18 configuration setup 23 Constant 65, 66, 67 control sync references, source of 32 control tag codes 64 CS* 16	DWU_LSb: Linear Start Address 82 DWU_MCR: Master Control 78 DWU_RFX: Reference Frame X Size 81 DWU_WSa: Window Size 82 E electrical specifications 84-93 enable input signal V1IEN* 18 signal V2IEN* 18 end 51 X column integer index 57, 68 Y row integer index 58, 69 error detection trap 24 exit point 61 F
D[15:0] 16 data buffer direction, signal DDIR 14, 15 enable, signal DEN* 14, 15 data bus signals D[15:0] 16 signals FBD[31:0] 19 data transfer enable, signal DTE 19 DDIR 14, 15 debug control 24 read 24 read enable 24 support registers, accessing 26 debug enable, master 26 DEN* 14, 15 detailed signal descriptions 14-19 diagnostic information, accessing 24 mode, controlling 24 display start 83 window, posting operation control 26 zoom factor 81 DTE 19 DWU master control 78 register posting mode 26 registers 72 DWU_DSa: Display Start 83 DWU_DZF: Display Zoom Factor 81	FBA[9:0] 19 FBD[31:0] 19 FCLK 19 FDRY* 19 field count 46, 54 interrupt request 46, 55 polarity select 48, 56, 67 toggle 58 Field Lock 74 FIFO association 61, 75 flag empty 59 full 59 overflow 60 underflow 60 overflow 25, 60 ready, signal FDRY* 19 underflow 25 write clock, signal FCLK 19 FL 74 frame buffer configuration 73 depth 73 interface detailed signal descriptions 19 pin assignments 13 signals 19 type 23 Functional Signal Groups 11
DWU_HAC: Horizontal Active Count 80	

July 1993

PRELIMINARY DATA BOOK



Digital Video Processor

G	1
GBL 17	I/O address map, used by host system 23
GHS 17	I/O read
GPCLK 17	signal IOR* 14, 16
graphics	timing, local hardware interface 91
blank polarity 79	I/O write
field	signal IOW* 14, 16
mode 79	timing
polarity 79	ISA bus 86
	local hardware interface 90
hsync polarity 79	index
overlay interface detailed signal descriptions 17	address, automatic increment control 27
40.	value, specifying 27
pin assignments 13	input
vsync polarity 79	data format 49, 67
ground, signal VSS 19	enable
GVS 17	signal V1IEN* 18
	signal V2!EN* 18
Н	stream, specifying the format of 49
hardware configuration data, storing 23	tag multiplexer, controlling the input selection 48
HIU	VIU input/output mode 31
register address map 22	
registers 22-29	voltages 84
·	interlace mode 56, 67 select 79
HIU_CSU: Configuration Setup 23	specifying interlaced or non-interlaced 48
HIU_DBG: Debug Control 24 HIU_DRD: Debug Read 24	
access to 24	internal sync generator, controls for 38
HIU IRQ: Interrupt Request 25	interrupt enable, mask 27
HIU_MDT: Memory Data Port 28	mode 29
HIU_OCS: Operation Control/Status 26	request 25
HIU RDT: Register Data Port 28	field count 47, 55
HIU_RIN: Register Index 27	line count 46, 55
registers accessed by the Register Data Port 22	signal IRQ 14
horizontal	signal IRQ* 15, 16
active	1016* 14
count 80	IOR* 14, 16
delay 36	IOW* 14, 16
pixels 36	iPu1 49, 51, 52
period 36	counter 25
•	
sync signal GHS 17	datapath control 32
signal V1HS 18	field sync select 44
signal V763 18	interrupt select 29
signal V2HS 18	master control 48
width 35	registers 39 IPU1_FIR: Field Count Interrupt Request 46
horizontal/composite blanking	
	IPU1_FLC: Field Count 46
signal V1HB 18	IPU1_KFCf: Key Function Code 52
signal V2HB 18	IPU1_LIC: Line Count 45
host system bus 23	IPU1_LRB: LUT RAM Base Address 47
	IPU1_LRD: LUT RAM Data 47
specifying 23	IPU1_MCRf: Master Control 48
	IPU1_MMxf: Chroma Key Max/Min 53

Digital Video Processor



IPU1_XBnf: X Begin 49 IPU1_XElf: X End 50 IPU1_XSl2 50 IPU1_XSnf: X Shrink 50 IPU1_YBnf: Y Begin 51 IPU1_YElf: Y End 51 IPU1_YSnf: Y Shrink 52	LUT RAM base address 47 data 47 M M/O* 15
IPU2 counter 25 datapath control 32 field sync select 44 interrupt select 29 registers 40 IPU2_FIR: Field Count Interrupt Request 55 IPU2_FLC: Field Count 54 IPU2_LIC: Line Count 54 IPU2_LIR: Line Count Interrupt Request 55 IPU2_PIX: Pixel Count 54 IPU2_XBIf: X Begin 56 IPU2_XEIf: X End 57	manual mode start 33 master control ALU 62 DWU 78 IPU1 48 IPU2 56 MMU 73 OBU 74 OPU 67 SIU 58 VIU 30 VPU 44 maximum ratings, absolute 84
IPU2_YBIf: Y Begin 57 IPU2_YEIf: Y End 58 IRQ 14, 15, 16 ISA bus detailed signal descriptions 14 I/O write timing 86 pin assignments 12 processor interface signals 14	MCA bus CDSETUP* timing 89 CDSFDBK* timing 89 detailed signal descriptions 15 pin assignments 12 processor interface signals 15 timing, write cycle 88 MCLK 19 memory
K key function code 52 key maximum/minimum 53	clock, signal MCLK 19 data 28 or I/O cycle, signal M/IO* 15 Minimum Window Separation 80 MMU
L lead temperature 84 leakage 84 line count 45, 54 current field 45, 54 interrupt request 55 to interrupt request 46 line start mode 67	master control 73 registers 70 MMU_MCR: Master Control 73 mode, stall 31 multiplexers key function code 52 logical operation 65 logical, specifying the constant values for 65
linear start address 76, 82 local hardware interface detailed signal descriptions 16 I/O read timing 91 I/O write timing 90 pin assignments 12 processor interface signals 16 logic operation 65 Luminance Mask Enable 74 LUT enable 48	object buffer association 61 termination 25, 29 OBU master control 74 registers 70 OBU_BSa: Buffer Size 77 OBU_DEC: Decimate Control 78

July 1993

PRELIMINARY DATA BOOK

Digital Video Processor



OBU_LSb: Linear Start Address 76 OBU_MCR: Master Control 74 OBU_RFX: Reference Frame X Size 75 Occluded Window Control 79 Offset to Next Instruction 61 operands 3-operand bit mask 62 source select 63 specifying constant values for 65, 66 operating mode 26, 74 operations, control/status 26 OPU datapath control 33 field sync select 44	PQFP 10 prescaler enable 48, 56 processor clock, signal PCLK 17 processor interface ISA bus mode detailed signal descriptions 14 pin assignments 12 local hardware interface mode detailed signal descriptions 16 pin assignments 12 MCA bus mode detailed signal descriptions 15 pin assignments 12
master control 67	R
registers 43 OPU_MCRf: Master Control 67 OPU_XBlf: X Begin 68 OPU_XElf: X End 68 OPU_YBlf: Y Begin 69 OPU_YElf: Y End 69	RAS[1:0] 19 Reference Frame, X size 75, 81 register access, during a read cycle 26 address map, HIU 22
ordering information 99	data port 28
output	I/O data 28
data 48	index 27
stream, specifying the format of 48	posting 26
tag codes 64	select, signals RS[2:1] 16
output voltages 84	registers
overflow condition, FIFO 25	HIU 22-29
flag 60	RFU 70-83 VBU 30-38
_	VPU 39-69
P	reset
package dimensions 98	signal RESET 14, 16, 17
PCLK 17	soft 27
phase	RFU registers 70-83
signal V1PH 18	row address strobes, signals RAS[1:0] 19
signal V2PH 18	RS[2:1] 16
pin assignment table 11	
pin diagram 10	S
pin information 10-12	COt 15
pixel clock, signal GPCLK 17	S0* 15 S1* 15
pixel count 45, 54	SBCLK 19
current line 45, 54	SBHE* 16
Plastic Quad Flat Pack, 160-lead 10	sequencer enable 58
polarity, graphics 79 port address select 23	Sequencer Instruction Memory 61
posting control, master 26	current index 24
posting mode control 26	serial bus clock, signal SBCLK 19
power and ground	serial port output enable, signals SOE[1:0]* 19
detailed signal descriptions 19	signal descriptions, detailed 14-19
signals 19	frame buffer interface 19
power interface, pin assignments 13	graphics overlay interface 17
power supply voltage 84	power and ground 19

Digital Video Processor



information/AC characteristics 85-93 processor interface ISA bus mode 14 write cycle (MCA bus) 88 local hardware interface mode 16 MCA bus mode 15 U Video 18 U output Source Select 63 single sweep mode 75 underflow condition, FIFO 25 SIU flag 60 master control 58 registers 41 master control 58 SIU_FARC:FIFO Auto Reset Control 62 V output Source Select 63 SIU FCS: FIFO Control/Status 59 V1CLK 18 SIU_FOU:FIFO Overflow/Underflow 60 V1D[15:0] 18 SIU MCR: Master Control 58 V1HB 18 SIU SIM: Sequencer Instruction Memory 61 V1HS 18 SOE[1:0]* 19 V11EN* 18 soft reset 27 V1PH 18 specifications, electric 84-93 V1VS 18 stall V2CLK 18 mode 31 V2D[15:0] 18 request, signal STALLRQ* 18 V2HB 18 STALL* 18 V2HS 18 STALLRQ* 18 **V2IEN 18** Start Index 58 V2PH 18 status V2VS 18 read select 26 VBU registers 30-38 storage temperature 84 +5 VDC, signal VDD 19 strobes **VDD 19** column address, signal CAS[1:0] 19 vertical active row address, signals RAS[1:0] 19 delay 37 supply currents, digital and total 84 pixels 38 sync, horizontal vertical period 38 signal GHS 17 vertical sync signal V1HS 18 signal GVS 17 signal V2CLK 18 timing 35 signal V2HS 18 width 37 sync, vertical vertical/composite sync signal GVS 17 signal V1Vs 18 sync, vertical/composite signal V2VS 18 signal V1VS 18 video signal V2VS 18 interface signals 18 port interfaces, characteristics 30 T processor, device version 23 video data bus tag 65, 66 signals V1D[15:0] 18 format 63 signals V2D[15:0] 18 operation 64 video data clock, signal V1CLK 18 timeout condition, watchdog timer 25 video input 31 timing video output 31 CDSETUP* (MCA bus) 89 field polarity 31 CDSFDBK* (MCA bus) 89 video port 1 I/O read 91 detailed signal descriptions 18 VO write 86, 90

July 1993

PRELIMINARY DATA BOOK

Digital Video Processor



pin assignments 13 VIU registers VIU_DPCf: Datapath Contol 32 VIU_MCRp:Master Control 30 voltages, low and high 84 VPU global control 39, 44 master control 44 registers 39-69 VPU MCR: Master Control 44 VSS 19 VSU registers VSU_HAD: Horizontal Active Delay 36 VSU HAP: Horizontal Active Pixels 36 VSU HP: Horizontal Period 36 VSU_HSW: Horizontal Sync Width 35 VSU_VAD: Vertical Active Delay 37 VSU VAP: Vertical Active Pixels 38 VSU VP: Vertical Period 38 VSU_VSW: Vertical Sync Width 37 VSU sync timing 35

W

watchdog timer, signal IRQ 25 WE* 19 windows aligning between pixels 49 controls 79 size 82 write cycle timing (MCA Bus) 88 decimation, mask bits 78 enable, signal WE* 19

X

X 50 X Begin 49, 56 X BLT, direction control 75 X counter 24 X display start 83 X End 50, 57 X prescaler, enabling and disabling 48 X shrink 50 X window size 83 X zoom factor 81

Υ

Y 52 Y Begin 51, 57

108 PRELIMINARY DATA BOOK Y BLT direction control 75 Y counter 24 Y display start 83 Y End 51, 58, 69 Y output source select 63 Y row integer index 51 Y scaling path, enabling and disabling 48 Y shrink 52 Y window size 83 Y zoom factor 81 Z ZC[3:0] 17

control bus, signals ZC[3:0] 17

enable 67

Digital Video Processor



INDEX OF CONTROL REGISTERS

A	u
A	н
ALU_AV: Alpha Value 64	HIU_0 22
ALU_CAx: Constant A 65	HIU_1 22
ALU_CBx: Constant B 66	HIU_2 22
ALU_CCx: Constant C 66	HIU_3 22
ALU_LOPx: Logic Operation 65 ALU_MCRf: ALU Master Control 62	HIU_4 22 HIU_CSU: Configuration Setup 22, 23
ALU_TOP: Tag Operation 64	HIU_DBG: Debug Control 24
ALO_TOT: Tag Operation Of	HIU DBG: Debug Control/Status 22
C	HIU_DRD: Debug Read 22, 24
	HIU_IRQ: Interrupt Request 22, 25
Chroma Key Max/Min 53	HIU_ISU: Interrupt Select 22
Configuration Setup 22, 23	HIU_ISU: Interrupt Setup 29
Constant A 65	HIU_MDT: Memory Data Port 22, 28
Constant B 66 Constant C 66	HIU_OCS: Operation Control/Status 22, 26
Ourstant O 00	HIU_RDT: Register Data Port 22, 28
D	HIU_RIN: Register Index 22, 27 Horizontal
	Active Delay 36
Datapath Control 32	Active Period 36
Debug	Period 36
Control 24	Sync Width 35
Control/Status 22	
Read 22, 24	i
Display Window Display Zoom Factor 81	Interrept
Horizontal Control 80	Interrupt Request 22, 25
Linear Start Address 82	Select 22
Master Control 78	Setup 29
Reference Frame Size 81	IPU1_FIR: Field Count Interrupt Request 46
Size 82	IPU1_FLC: Field Count 46
Start 83	IPU1_KFCf: Key Function Code 52
DWU_HCR: Display Window Horizontal Control Register 80	IPU1_LIC: Line Count 45
DWU_MCR: Display Window Master Control 78	IPU1_LIR: Line Count Interrupt Request 46
DWUd_DSa: Display Window Start 83	IPU1_LRB: LUT RAM Base Address 47 IPU1_LRD: LUT RAM Data 47
DWUd_DZF: Display Window Display Zoom Factor 81	IPU1_MCRf: IPU1 Master Control 48
DWUd_LSb: Display Window Linear Start Address 82	IPU1_MMxf: Chroma Key Max/Min 53
DWUd_RFX: Display Window Reference Frame Size	IPU1_PIX: Pixel Count 45
81	IPU1_XBnf: X Begin 49
DWUd_WSa: Display Window Size 82	IPU1_XEIf: X End 50
_	IPU1_XSnf: X Shrink 50
F	IPU1_YBnf: Y Begin 51
Field Count 46, 54	IPU1_YEIf: Y End 51
Interrupt Request 46, 55	IPU1_YSnf: Y Shrink 52 IPU2_FIR: Field Count Interrupt Request 55
FIFO	IPU2_FLC: Field Count 54
auto reset control 62	IPU2_LIC: Line Count 54
Control Status 59	IPU2_LIR: Line Count Interrupt Request 55
Overflow/Underflow 60	IPU2 MCRf: IPU2 Master Control 56

July 1993

Digital Video Processor



IPU2_PIX: Pixel Count 54 IPU2_XBIf: X Begin 56 IPU2_XEI1: X End 57 IPU2_YBIf: Y Begin 57 IPU2_YEIf: Y End 58

Κ

Key Function Code 52

L

Line Count 45, 54 Interrupt Request 46, 55 Logic Operation 65 LUT RAM Base Address 47 Data 47

М

Memory Data Port 22, 28 MMU_MCR: MMU Master Control 73

O

Object Buffer Decimate Control 78 Linear Start Address 76 Master Control 74 Reference Frame Size 75 Size 77 OBUo_BSa: Object Buffer Size 77 OBUo DEC: Object Buffer Decimate Control 78 OBUo LSb: Object Buffer Linear Start Address 76 OBUo_MCR: Object Buffer Master Control 74 OBUo RFX: Object Buffer Reference Frame Size 75 Operation Control/Status 22, 26 OPU_MCRf: OPU Master Control 67 OPU XBI1: X Begin 68 OPU XEIf: X Begin 68 OPU YBIf: Y Begin 69 OPU YEIf: Y End 69

P

Pixel Count 45, 54

R

110

Register
Data Port 22, 28
Index 22, 27

S

Sequencer Instruction Memory 61
SIU_FARC: FIFO Auto Reset Control 62
SIU_FCS: FIFO Control Status 59
SIU_FOU: FIFO Overflow/Underflow 60
SIU_MCR: SIU Master Control 58
SIUs_SIM: Sequencer Instruction Memory 61

T

Tag Operation 64 test register 34

٧

Vertical Active Delay 37 Active Period 38 Period 38 Sync Width 37 VIU DPCf: Datapath Contol 32 VIU_MCRp: VIU Master Control 30 VIU_TEST: test register 34 VIU_WDT: Watchdog Timer 33 VPU MCR: VPU Master Control 44 VSU HAD:Horizontal Active Delay 36 VSU HAP: Horizontal Active Period 36 VSU HP: Horizontal Period 36 VSU HSW: Horizontal Sync Width 35 VSU VAD: Vertical Active Delay 37 VSU VAP: Vertical Active Period 38 VSU VP: Vertical Period 38 VSU VSW: Vertical Sync Width 37

W

Watchdog Timer 33

X

X Begin 49, 56, 68 X End 50, 57 X Shrink 50

Y

Y Begin 51, 57, 69 Y End 51, 58, 69 Y Shrink 52

Digital Video Processor



INDEX OF REGISTER FIELDS

Α

AIC: Automatic Increment Control 27 ALUE: ALU Enable 44

AOP: Arithmetic Operation Select 63

AV: Alpha Value 64

В

BF: Begin X Column Fractional Index 49 BF: Begin Y Row Fractional Index 51 BI: Begin X Column Integer Index 49, 56, 68

BI: Begin X Column Integer Index 49, 56, 68
BI: Begin Y Row Integer Index 51, 57, 69

BSX: Buffer X Size 77 BSY: Buffer Y Size 77

C

CME: Chrominance Mask Enable 74

CON: Constant 65, 66, 67

CSCE: Color Space Converter Enable 48

CTC: Control Tag Code 64

D

Datapath Control 32, 33 DIO: Register Data I/O 28 DM7:DM0 78

DMAW: DMA Wait State 26 DMD: DMA Direction 26

DPC: Display Window Posting Operation Control 26

DRE: Debug Read Enable 24 DSX: Display X Start 83 DSY: Display Y Start 83

E

EDT: Error Detection Trap 24

EI: End X Column Integer Index 50, 57, 68 EI: End Y Row Integer Index 51, 58, 69

EP: Exit Point 61

F

FA: FIFO Association 61, 75

FBC: Frame Buffer Address Configuration 73 FBD: Frame Buffer Data Bus Width 73 FBT: Frame Buffer Jumper State 23 FC: Field Count 46, 54 FCE: Field Count Enable 47, 55

FDH: FIFO D Half Full 26 FFH: FIFO F Half Full 26 FGE - FAE: FIFO Empty Flags 59 FGF - FAF: FIFO Full Flags 59 FGO - FAO: FIFO Overflow Flags 60

FGU - FAU: FIFO Underflow Flags 60 Field Sync Select 44

FL: Field Lock 74 FOV: FIFO Overflow 25

FPS: Field Polarity Select 48, 56, 67

FT: Field Toggle 58 FUN: FIFO Underflow 25

G

GBM: Three-Operand Bit Mask Selecting Tag Source

62

GBP: Graphics Blank Polarity 79 GCS: Graphics Clock Select 79 GFM: Interlace Mode Select 79 GFP: Graphics Field Polarity 79 GHSP: Graphics Hsync Polarity 79 Graphics Field Mode 79

GVSP: Graphics Vsync Polarity 79

Н

HAC: Horizontal Active Count 80
HAD: Horizontal Active Delay 36
HAP: Horizontal Active Pixels 36
HP: Horizontal Period 37
HSB: Host System Bus 23
HSW: Horizontal Sync Width 35

ı

11BL 34 11FID 34 11VS 34 12BL 34 12FID 34 12VS 34

IBP: Input Video Blank Polarity 31 IBT: Input Video Blank Type 31 IEM: Interrupt Enable Mask 27 IF: Input Data Format 49, 67

IFP: Input Video Field Polarity 31

IHSP: Input Video Horizontal Sync Polarity 31

IM: Interlace Mode 48, 56, 67 IMS: Graphics Field Mode 79 Interlace Mode Select 79

INTR 34

IOM: Input/Output Mode 31

July 1993

Digital Video Processor



IP1C: IPU1 Counter 25

IP1FSS: IPU1 Field Sync Select 44

IP1S: IPU1 Select 29 IP2C: IPU2 Counter 25

IP2FSS: IPU2 Field Sync Select 44
IP2S: IPU2 Interrupt Select 29
IPU1DC: IPU1 Datapath Control 32
IPU2DC: IPU2 Datapath Control 32

IRFC: Interrupt Request Field Count 47, 55 IRLC: Interrupt Request Line Count 46, 55

ISS: Input Sync Source 31

IVSP: Input Video Vsync Polarity 31

Κ

KEYFC: Key Function Code 52

L

LC: Line Count 45

LC: Line Count Current Field 54

LE: LUT Enable 48

LME: Luminance Mask Enable 74 LRB: LUT RAM Base Address 47

LRD: LUT RAM Data 47 LSH: Linear Start Address High 76, 82

LSL: Linear Start Address Low 76, 82

LSM: Line Start Mode 67

М

MDE: Master Debug Enable 26

MF 34 MFID 34

MFTS: Master Field Toggle Select 33

MIO: Memory Data I/O 28

MLOP: Multiplexor Logical Operation 65

MMS: Manual Mode Start 33 MPC: Master Posting Control 26 MWS: Minimum Window Separation 80

0

OBA: Object Buffer Association 61

OBIN 34

OBIS: Object Buffer Termination Interrupt Request 29

OBL 34

OBP: Output Video Blank Polarity 31
OBT: Object Buffer Termination 25
OBT: Output Video Blank Type 31
OCC: Occluded Window Control 79
ODC: OPU Datapath Control 33

ODT: Output Data Tag 48 OF: Output Data Format 48 OFID 34

OFP: Output Video Field Polarity 31

OHS 34

OHSP: Output Video Horizontal Sync Polarity 31

OPAS: Operand A Source Select 63 OPBS: Operand B Source Select 63

OPCS: Operand C Source Select 63 OPFSS: OPU Field Sync Select 44

OPM: Operation Mode 74
ORS: Operation Restart Select 24
OSS: Output Video Sync Source 31

OTC: Output Tag Code 64

OTN: Offset to Next Instruction 61

ovs 34

OVSP: Output Video Vertical Sync Polarity 31

P

PAS: Port Address Select 23

PC: Pixel Count 45

PC: Pixel Count Current Line 54 PMC: Posting Mode Control 26 PSE: Prescaler Enable 48, 56

R

RFX: Reference Frame X Size 75 RFX: Reference Frame X size 81

RIN: Register Index 27

S

SE: Sequencer Enable 58

SF: X Shrink Fraction 50

SF: Y Shrink Fraction 52 SGE: Sync Generator Enable 38

SI: X Shrink Integer 50

SI: Y Shrink Integer 52

SI1: Start Index 1 58

SI2: Start Index 2 58

SIMIN: Sequence Instruction Memory Current Index 24

SR: Soft Reset 27

SRC: Status Read Select 26 SSE: Single Sweep Enable 38 SSM: Single Sweep Mode 75

STM: Stall Mode 31

T

TAG: Constant Tag Bit 65, 66

TF: Tag Format 63 TMOUT: Timeout 33

112 PRELIMINARY DATA BOOK

Digital Video Processor



U

UGMAX: Key U/G Maximum 53 UGMIN: Key U/G Minimum 53 UOUT: U Output Source Select 63

٧

VAD: Vertical Active Delay 37 VAP: Vertical Active Pixels 38 VBMAX: Key V/B Maximum 53 VBMIN: Key V/B Minimum 53

VER: Video Processor Device Version 23 VOUT: V Output Source Select 63 VP: Vertical Active Count 38 VSUDC: VSU Datapath Control 32 VSW: Vertical Sync Width 37

W

WC3 - WC0: Window Controls 79 WDT: Watchdog Timer 25 Write Decimation Mask Bits 7:0 78 WSX: Window X Size 83 WSY: Window Y Size 83 WTE: Watchdog Timer Enable 33

X

XBDC: X BLT Direction Control 75
XC: X Counter 24
XZOOM: X Zoom Factor — pixel replication value 81

Y

YC: Y Counter 24 YOUT: Y Output Source Select 63 YRMAX: Key Y/R Maximum 53 YRMIN: Key Y/R Minimum 53 YSP: Y Scaling Path 48

YBDC: Y BLT Direction Control 75

YZOOM: Y Zoom Factor — line replication value 81

Z

ZE: Zoom Enable 67