


DATA SHEET =

MB81C1000A-60/-70/-80/-10 CMOS 1M x 1 BIT FAST PAGE MODE DYNAMIC RAM

The Fujitsu MB81C1000A is a CMOS, fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000A has been designed for mainframe memories, buffer memories, video image memories requiring high speed and high-band width output with low power dissipation, as well as for memory systems of hand-held computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C1000A high α -ray soft error immunity and extended refresh time. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

Parar	neter	MB81C1000A -60	MB81C1000A -70	MB81C1000A -80	MB81C1000A -10	
RAS Access Time		60 ns max	70 ns max.	80 ns max.	100 ns	
Random C	ycle Time	110 ns min.	125 ns min.	140 ns min.	170 ns min.	
Address Access Time		30 ns max.	35 ns max.	40 ns max.	50 ns max.	
CAS Access Time		15 ns max.	15 ns max. 20 ns max. 20 ns ma		25 ns max.	
Fast Page Cycle Time		40 ns min.	45 ns min.	45 ns min.	55 ns min.	
Low	Operating Current	407 mW max.	374 mW max.	341 mW max.	297 mW max.	
Power Dissipation	Standby Current	11 mW m	1OS level)			



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


• 1,048,576 words x 1 bit organization

- Silicon gate, CMOS, 3-D stacked capacitor cell
- All inputs and outputs are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or hidden refresh
- Fast page mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings

U	-		
Parameter	Symbol	Ratings	Unit
Voltage at any pin relative to V_{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage of $\rm V_{\rm CC}$ supply relative to $\rm V_{\rm SS}$	V _{CC}	-1 to +7	V
Power dissipation	PD	1.0	W
Short circuit output current	—	50	mA
Storage temperature	T _{STG}	-55 to +125	°C


Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN1}	—	5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	—	5	pF
Output Capacitance, D _{OUT}	C _{OUT}		6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Мах	Unlt	Ambient Operating Temp
Supply Voltage	1	V _{CC}	4.5	5.0	5.5	V	
Supply Voltage	I	V _{SS}	0	0	0	v	0°C to +70°C
Input High Voltage, all inputs	1	V _{IH}	2.4	_	6.5	V	0 C 10 +70 C
Input Low Voltage, all inputs	1	V _{IL}	-2.0	_	0.8	V	

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_{T} is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1000A during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of \overline{CAS} or \overline{WE} . In an early write cycle, data input is strobed by \overline{CAS} and the setup and hold times are referenced to \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} is set low after \overline{CAS} . Thus, data input is strobed by \overline{WE} , and setup and hold times are referenced to \overline{WE} .

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- t_{CAC} : from the falling edge of \overline{CAS} when t_{RCD} is greater than t_{RCD} (max).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max).

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Devenueter	Netes	Cumb al	Conditions		Values				
Parameter	Notes	Symbol	Conditions	Min	Тур	Max	Unit		
Output High Voltage		V _{OH}	I _{OH} = -5mA	2.4	_	_			
Output Low Voltage		V _{OL}	I _{OL} = 4.2mA	_	—	0.4			
Input Leakage Current (any input) Output Leakage Current MB81C1000A-60		I _{I(L)}	$\begin{array}{l} 0 \leq V_{\text{IN}} \leq 5.5 \text{V}; \\ 4.5 \text{V} \leq V_{\text{CC}} \leq 5.5 \text{V}; \\ \text{V}_{\text{SS}} = 0 \text{V}; \text{ All other pins} \\ \text{not under test} = 0 \text{V} \end{array}$	-10	_	10	μΑ		
		I _{O(L)}	$0V \le V_{OUT} \le 5.5V$ Data out disabled	-10	_	10			
	MB81C1000A-60					74			
Operating Current	MB81C1000A-70		RAS & CAS cycling;			68	mA		
(Average power supply current) 2	MB81C1000A-80	I _{CC1}	t _{RC} = min		_	62			
	MB81C1000A-10					54			
Standby Current	TTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	~^^		
(power supply current)	CMOS level	I _{CC2}	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2V$		_	1.0			
	MB81C1000A-60		$\overline{CAS} = V_{IH}, \overline{RAS} \text{ cycling};$			74	mA		
Refresh current #1 (Average power	MB81C1000A-70					68			
supply current) 2	MB81C1000A-80	I _{CC3}	t _{RC} = min			62			
	MB81C1000A-10				$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	MB81C1000A-60					61			
Fast Page Mode	MB81C1000A-70	l	$\overline{RAS} = V_{IL}, \overline{CAS}$ cycling;			56	mA		
Current 2	MB81C1000A-80	I _{CC4}	t _{PC} = min			56			
	MB81C1000A-10					46			
	MB81C1000A-60					74	- mA		
Refresh current #2 (Average power supply current) 2	MB81C1000A-70		RAS cycling; CAS-before-RAS;			68			
	MB81C1000A-80	I _{CC5}	$t_{RC} = min$			62			
	MB81C1000A-10					54			

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 3, 4, 5

Na	Devenuedan	Neter	Cumb al	MB81C1	000A-60	MB81C1000A-70		MB81C1	000A-80	MB81C1000A-10		11
No.	Parameter	Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh		t _{REF}	_	8.2	_	8.2	_	8.2	_	8.2	ms
2	Random Read/Write Cycle Time		t _{RC}	110	_	125	_	140	_	170	_	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	130	_	145	_	165	_	200	_	ns
4	Access Time from RAS	6, 9	t _{RAC}	_	60	_	70	_	80	_	100	ns
5	Access Time from CAS	7, 9	t _{CAC}	_	15	_	20	_	20	_	25	ns
6	Column Address Access Time	8, 9	t _{AA}	_	30	_	35	_	40	_	50	ns
7	Output Hold Time		t _{OH}	0	_	0	_	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		t _{ON}	0	_	0	_	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	t _{OFF}	_	15	_	15	_	20	_	20	ns
10	Transition Time		t _T	2	50	2	50	2	50	2	50	ns
11	RAS Precharge Time		t _{RP}	40	_	45	_	50	_	60	_	ns
12	RAS Pulse Width		t _{RAS}	60	100000	70	100000	80	100000	100	100000	ns
13	RAS Hold Time		t _{RSH}	15	_	20	_	20	_	25	_	ns
14	CAS to RAS Precharge Time		t _{CRP}	0	_	0	_	0	_	0	_	ns
15	RAS to CAS Delay Time	11,12	t _{RCD}	20	45	20	50	20	60	25	75	ns
16	CAS Pulse Width		t _{CAS}	15	_	20	_	20	_	25	_	ns
17	CAS Hold Time		t _{CSH}	60	_	70	_	80	_	100	_	ns
18	CAS Precharge Time (C-B-R cycle)	17	t _{CPN}	10	_	10	_	10	_	10	_	ns
19	Row Address Set Up Time		t _{ASR}	0	_	0	_	0	_	0	_	ns
20	Row Address Hold Time		t _{RAH}	10	_	10	_	10	_	15	_	ns
21	Column Address Set Up Time		t _{ASC}	0	_	0	_	0	_	0	_	ns
22	Column Address Hold Time		t _{CAH}	12	_	12	_	15	_	15	_	ns
23	RAS to Column Address Delay Time	13	t _{RAD}	15	30	15	35	15	40	20	50	ns
24	Column Address to RAS Lead Time		t _{RAL}	30	_	35	_	40	_	50	_	ns
25	Read Command Set Up Time		t _{RCS}	0	_	0	_	0	_	0	_	ns
26	Read Comman <u>d Ho</u> ld Time Referenced to RAS	14	t _{RRH}	0	_	0	_	0	_	0	_	ns
27	Read Comman <u>d Ho</u> ld Time Referenced to CAS	14	t _{RCH}	0	_	0	_	0	_	0	_	ns
28	Write Command Set Up Time	15	t _{wcs}	0	_	0	_	0	_	0	_	ns
29	Write Command Hold Time		t _{WCH}	10	_	10	_	12	_	15	_	ns
30	WE Pulse Width		t _{WP}	10	_	10	_	12	_	15	_	ns
31	Write Command to RAS Lead Time		t _{RWL}	15	_	15	_	20	_	25	_	ns
32	Write Command to CAS Lead Time		t _{CWL}	15		15		20		25	_	ns
33	DIN Set Up Time		t _{DS}	0	_	0	_	0	_	0	_	ns
34	DIN Hold Time		t _{DH}	10	_	10	_	12	_	15	_	ns

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted) Notes 3,4,5

No.	Parameter	Notos	Symbol	MB81C1	000A-60	MB81C1	000A-70	MB81C	100A-80	MB81C1000A-10		Unit
NO.	Faiametei	NOLES		Min	Max	Min	Мах	Min	Max	Min	Max	Unit
35	\overline{RAS} to \overline{WE} Delay Time	15	t _{RWD}	60	—	70	_	80		100		ns
36	\overline{CAS} to \overline{WE} Delay Time	15	t _{CWD}	15	—	20	_	20		25		ns
37	Column Address to WE Delay Time	15	t _{AWD}	30	—	35	—	40		50	_	ns
38	RAS Precharge time to CAS Active Time (Refresh cycles)		t _{RPC}	0	_	0		0	_	0	Ι	ns
39	\overline{CAS} Set Up Time for \overline{CAS} - before- \overline{RAS} Refresh		t _{CSR}	0	_	0	_	0	_	0	_	ns
40	CAS Hold Time for CAS-before-RAS Refresh		t _{CHR}	10	_	10	_	12	_	15	_	ns
50	Fast Page Mode Read/Write Cycle Time		t _{PC}	40	_	45	_	45	_	50	_	ns
51	Fast Page Mode Read-Modify Write Cycle Time		t _{PRWC}	57	_	62	_	65	_	80	_	ns
52	Access Time from CAS Precharge	9, 16	t _{CPA}	_	35	_	40	_	40	_	50	ns
53	Fast Page Mode CAS Precharge Time		t _{CP}	10	_	10	_	10	_	10	_	ns

Notes: 1. Referenced to V_{SS}.


2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open. I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$.

 I_{CC1} , I_{CC3} , and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. I_{CC4} is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IL}$ and $\overline{CAS} = V_{IL}$.

- 3. An initial pause (RAS = CAS =V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).

6. Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.

- 7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} .
- 8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} < t_{AA} t_{CAC} t_{T}$, access time is t_{AA}
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. t_{OFF} and t_{OFZ} is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 12. t_{RCD} (min) = t_{RAH} (min) + 2t T + t_{ASC} (min).
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 15. t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS}$ (min), the cycle is an early write cycle and D_{OUT} pin will maintain high impedance state throughout the entire cycle. If $t_{CWD} > t_{CWD}$ (min), $t_{RWD} > t_{RWD}$ (min), and $t_{AWD} > t_{AWD}$ (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the D_{OUT} pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear at the D_{OUT} pin, and write operation can be executed by satisfying t_{RWL} , t_{CWL} and t_{RAL} specifications.
- 16 t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
- 17. Assumes that CAS-before-RAS refresh only.




FUNCTIONAL TRUTH TABLE

Operation Mode	(Clock Inpu	ıt	Addres	ss Input	Da	ata	Refresh	Note	
	RAS	CAS	WE	Row	Column	Input	Output	Reffesti	Note	
Standby	н	Н	Х	_	—	_	High-Z	—		
Read Cycle	L	L	н	Valid	Valid	_	Valid	Yes *1	$t_{RCS} \ge t_{RCS}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	$t_{WCS} \ge t_{WCS}$ (min)	
Read-Modify-Write Cycle	L	L	$H \rightarrow L$	Valid	Valid	$X \rightarrow Valid$	Valid	Yes *1	$t_{CWD} \ge t_{CWD}$ (min)	
RAS-only Refresh Cycle	L	Н	х	Valid	_		High-Z	Yes		
CAS-before RAS Refresh Cycle	L	L	х		_		High-Z	Yes	$t_{CSR} \ge t_{CSR} (min)$	
Hidden Refresh Cycle	$H \rightarrow L$	L	х	_	_		Valid	Yes	Previous data is kept	


Notes: X: "H"or"L"

*1: It is impossible in Fast Page Mode.





DESCRIPTION


The read cycle is executed by keeping both RAS and CAS "L" and keeping WE "H" throughout the cycle. The row and column addresses are latched with RAS and CAS, respectively. The data output remains valid with CAS "L", ie., if CAS goes "H", the data becomes invalid after tOH is satisfied. The access time is determined by RAS (tRAC), CAS (tCAC), or Column address input (tAA). If tRCD (RAS to CAS delay time) is greater than the specification, the access time is tAA.




The write cycle is executed by the same manner as read cycle except for the state of \overline{WE} and DIN pins. The data on DIN pin is latched with the later falling edge of CAS or \overline{WE} and written into memory. In addition, during write cycle, tRWL and tRAL must be satisfied with the specifications.













During fast page mode, the read-modify-write cycle can be executed by changing WE high to low after the data appears at DOUT pin as well as normal cycle. Any of the 1024 bits belonging to each row can be accessed.




Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter. The bit A9 is set high internally. Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).


	(At recommended operating conditions unless otherwise noted.)											
	_		MB81C1000A-60		MB81C1000A-70		MB81C1000A-80		MB81C1000A-10		Unit	
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
90	Access Time from CAS	t _{FCAC}		40		45	—	50	—	60	ns	
91	CAS to WE Delay Time	t _{FCWD}	40	_	45	—	50		60	—	ns	
92	CAS Precharge Time	t _{CPT}	20		20	—	20	—	20	—	ns	
· · · · · ·												

. . . ---uniose ethenules note


Note . Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS


(Suffix —P)




(Suffix -PJ)




(Suffix: - PSZ)



(Suffix: - PFTN)



(Suffix: - PFTR)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

Notes

Notes

FUJITSU LIMITED

For further information, please contact:

Japan

FUJITSU LIMITED Semiconductor Marketing Furukawa Sogo Bldg. 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100 Japan Tel: (03) 3216-3211 Telex: 781-2224361 FAX: (03) 3216-9771

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: (408) 922-9000 FAX: (408) 432-9044

Europe

FUJITSU MIKROELEKTRONIK GmbH Arabella Centre 9.OG Lyoner Strasse 44-48 D-6000 Frankfurt 71 F.R. Germany Tel: (069) 66320 Telex: 411963 FAX: (069) 6632122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road Plaza by the Park #06-04/07 Singapore 0718 Tel: 336-1600 Telex: 55373 FAX: 336-1609