262,144-Word x 8-Bit Multiport CMOS Video RAM

Preliminary

HITACHI 🎯

Rev. 2 Apr. 2, 1992

The HM538253 is a 2-Mbit multiport video RAM equipped with a 256-kword x 8-bit dynamic RAM and a 512-word x 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253 has basically upward-compatibility with the HM534253A / HM538123A except that pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, which has been approved by JEDEC. Furthermore, several new features are added to the HM538253 without conflict with the conventional features. Stopping column feature realizes much flexibility to the length of split SAM register. Persistent mask is also installed according to the TMS34020 features.

Features

Multiport organization Asynchronous and simultaneous operation of RAM and SAM capability RAM: 256 kword x 8 bit SAM: 512 word x 8 bit
Access time RAM: 70 ns/80 ns/100 ns max SAM: 22 ns/25 ns/25 ns max

•Cycle time RAM: 130 ns/150 ns/180 ns min SAM: 25 ns/30 ns/30 ns min

·Low power

Active RAM: 715 mW max SAM: 468 mW max 38.5 mW max

Standby 38.5 mW max •Masked-write-transfer cycle capability •Stopping column feature capability •Persistent mask capability •High-speed page mode capability •Mask write mode capability •Bidirectional data transfer cycle between RAM and SAM capability




•Split transfer cycle capability

- •Block write mode capability
- •Flash write mode capability
- •3 veriations of refresh (8 ms/512 cycles)
- RAS-only refresh
- CAS-before-RAS refresh
- Hidden refresh
- •TTL compatible

Ordering Information

Туре No.	Access time	Package
HM538253J-7	70 ns	400 mil 40-pin plastic SOJ
HM538253J-8	80 ns	(CP-40D)
HM538253J-10	100 ns	:
HM538253TT-7	70 ns	44-pin thin small outline package
HM538253TT-8	80 ns	(TTP-40DA)
HM538253TT-10	100 ns	
HM538253RR-7	70 ns	44-pin thin small outline package
HM538253RR-8	80 ns	(TTP-40DAR)
HM538253RR-10	100 ns	



Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.


Pin Arrangement

HM538253J Se	ries	· · · · · · · · · · · · · · · · · · ·
V _{CC} [1 SC [2 SI/O0 [3 SI/O1 [4 SI/O2 [4 SI/O3 [4 DT/OE [4 VO0 [4 VO1 [4 VO2 [4		40 V _{SS} 39 SVO7 38 SVO6 37 SVO5 36 SVO4 35 SE 34 VO7 33 VO6 32 VO5 31 VO6 32 VO5 31 VO6 32 VO5 31 VO6 32 DSF1 28 DSF2 27 CAS 26 OSF 25 A0 24 A1 23 A2 22 A3 21 V _{SS}
	(Top \	/iew)

Pin Description	
Pin name	Function
A0 – A8	Address inputs
1/00 - 1/07	RAM port data inputs/outputs
S1/O0 - S1/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V _{cc}	Power supply
V _{SS}	Ground
NL.	No lead

HM538253TT Series		HM538253RR Series	
HM538253TT Series V _{cc} 1 SC 2 SV00 3 SV01 4 SV02 5 SV03 6 DT/OE 7 V00 8 V01 9 V02 10	44 V _{SS} 43 SV07 42 SV06 41 SV05 40 SV04 39 SE 38 V07 37 V06 36 V05 35 V04	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	11 NL 12 NL 13 J VO3 14 Vss 15 J WE 16 FAS 17 A8 18 A7 19 A6 20 A5 21 A4 22 Vcc View)
(Top View	N)	(юр	AIRM)

Block Diagram



4

Pin Functions

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determine the operation cycle of the HM538253.

	PAS					CAS		Addre	99	VOn I	nput
Mnemonic Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
CBRS	0	-	0	1	0	-	0	Stop	-	-	
CBRR	0		1	0	0	-	0	-	· _	-	-
CBRN	0		1	1	0	-	0		-	-	-
MWT	1	0	0	0	0		0	Row	TAP	WM	-
MSWT	1	0	0	1	0	-	0	Row	TAP	WM	
RT .	1	0	1	0	0	_	0	Row	ТАР	-	
SRT	1	0	1	1	0	-	0	Row	TAP	-	-
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data
				Register		No.of			_		
Mnemonic Code	Write Mask	Per: W.N		WM	Color	Bndry	Fun	ction			
CBRS	_	_		-	-	Set	CBF	R refresh	with stop	resiste	r set

Table 1. Operation Cycles of the HM538253

CBRS CBR refresh with register reset Reset Reset _ Reset CBRR -CBR refresh (no reset) _ _ CBRN ---. Masked write transfer (new/old mask) No Load/use ----Yes MWT Yes Use Masked split write transfer (new/old mask) Use Load/use -No MSWT Yes Yes Use Read transfer _ _ ---RT --Split read transfer Use _ -SRT -_ Read/write (new/old mask) Load/use -_ Yes No RWM Yes Use

Mnemonic	RAS					CAS	Cycles of the HM5382			l/On l	nput	
Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE	
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask	
RW (No)	1	1	1	0	0	0	0	Row	Column	_	Input Data	
BW (No)	1	1	1	0	0	1	0	Row	Column		Column Mask	
FWM	1	1	0	1	0	_	0	Row	-	WM	-	
LMR and Old Mask S	1 et	1	1	1	0	0	0	(Row)	_	Mask Data	
LCR	1	1	1	1	0	1	0	(Row) –		Color	
Option	0	0	0	0	0	_	0	Mode) —	Data	-	

		_	Register		No.of			
Mnemonic Code	enomic mine fore		Function					
BWM Yes		No Yes	Load/use Use Use		-	Block write (new/old mask)		
RW (No)	No	No	_	-		Read/write (no mask)		
BW (No)	No	No	_	Use	-	Block write (no mask)		
FWM	Yes	No Yes	Load/use Use	Use	-	Masked flash write (new/old mask)		
LMR and Old Mask S	_ et	Set	Load	-	-	Load mask register and old mask set		
LCR	-	- `	-	Load	-	Load color resister set		
Option	_			-	-	-		

Notes: 1. With CBRS, all SAM operations use stop register.
 2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.
 3. DSF2 is fixed low in all operation. (for the addition of operation mode in future)

,

CAS (input pin): Column address and DSF1 signals are fetched into chip at the falling edge of CAS, which determines the operation mode of the HM538253. CAS controls output impedance of I/O in RAM.

A0 – A8 (input pins): Row address (AX0 – AX8) is determined by A0 – A8 level at the falling edge of \overline{RAS} . Column address (AY0 – AY8) is determined by A0 – A8 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a no mask write cycle is executed. After that, WE switch read/write cycles. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 - I/O7 (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as inut/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edges of \overline{CAS} and \overline{WE} .

 $\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle or write transfer cycle, SI/O inputs data.

DSF1 (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of \overline{RAS} when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

DSF2 (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

Operation of HM538253

RAM Port Operation

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF1 low at the falling edge of \overline{RAS} , DSF1 low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Eraly Write, Delayed Write, Read-Modify-Write)

(DT/OE high, CAS high and DSF1 low at the falling edge of RAS, DSF1 low at the falling edge of CAS)

• No Mask Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} is set low and \overline{WE} is set low after \overline{RAS} low, a write cycle is executed. If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and all I/O become in high impedance.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

Mask Write Mode (WE low at the falling edge of RAS)

If \overline{WE} is set low at the falling edge of \overline{RAS} , two modes of mask write cycle are capable.

1. In new mask mode, mask data is loaded and used. Whether or not an I/O is written depends on I/O level at the falling edge of RAS. The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the RAS cycle. So, in page mode cycles the mask data is retained during the page access.

2. If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF1 low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}) , \overline{RAS} to column address delay time (t_{RAD}) , and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 µs).

8

Color Register Set/Read Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed. In this cycle, the HM538253 refreshes the row address fetched at the falling edge of RAS.

Mask Register Set/Read Cycle (CAS high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high, and DSF1 high at the falling edge of \overline{RAS})

In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since mask register set cycle is just as same as the usual read and write cycle, read, early write and delayed write cycle can be executed.

Flash Write Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} low, and DSF1 high at the falling edge of \overline{RAS})

In a flash write cycle, a row of data (512 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When \overrightarrow{CAS} and $\overrightarrow{DT/OE}$ is set high, \overrightarrow{WE} is low, and DSF1 is high at the falling edge of \overrightarrow{RAS} , this cycle starts. Then, the row address to clear is given to row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)

	Color Register Set Cycle	Flash Write Cycle	Flash Write Cycle
RAS -			/
CAS			
Address 🕅	Row		
WE 🕅			
DT/OE 🖇			
DSF1 🖉			
lvo 🛛	Color Data	X X Y Y	
	Set color register	Execute flash write into each I/O on row address Xi using color register.	Execute flash write into each I/O on row address Xj using color register.
•1	I I/O Mask Data (In new mask mod Low: Mask High: Non Mask In persistent mask mode, I/O don		۱ <u>.</u>
	Figure 1	Use of Flash Write	

Block Write cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high and DSF1 low at the falling edge of \overline{RAS} , DSF1 high and \overline{WE} low at the falling edge of \overline{CAS})


In a block write cycle, 4 columns of data (4 word x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of \overline{CAS} determines the address to be cleared. (See Figure 2.) Block write cycle is as the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycle can be executed.

• No mask Mode Block Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

The data on 8 I/Os are all cleared when \overline{WE} is high at the falling edge of \overline{RAS} .

• Mask Block Write Cycle (WE low at the falling edge of RAS)

When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538253 starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle.



Transfer Operation


The HM538253 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. Theses transfer cycles are set by driving CAS high and DT/OE low at the falling edge of RAS. They have following functions: (1) Transfer data between row address and SAM data register Read transfer cycle and split read transfer cycle: RAM to SAM Masked write transfer cycle and masked split write transfer cycle: SAM to RAM (2) Determine SI/O state Read transfer cycle: SI/O output Masked write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).
SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available)before SAM access, after power on, and determined for each transfer cycle.
(4) Use the stopping columns (boundaries) in the serail shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.
(5) Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 low at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low, WE high and DSF1 low at the falling edge of RAS. The row address data (512 x 8 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.) When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.



Masked Write Transfer cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and DSF1 low at the falling edge of \overline{RAS})

Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether one I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of RAS. This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must bot be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the adddress to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF1 high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, the HM538253 must satisfy SC and $\overline{\text{DT}/\text{OE}}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

possible to execute a common serial read without the above during internal split register operation to The HM538253 supports two types of split register operation. One is the normal split register operation using stopping split the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure-4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word x 8-bit each. Let us suppose that data is read from upper data reagister DR1 (The row address AX8 is 0 and SAM address A8 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are read from data register DR1, data start to be read from data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A8 is automatically set in the data register Which isn't used.

automatically set in the data register which isn't used. The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

high by accessing SAM last address 255 and norm light to tow by determine and DSF1 is high at the falling Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, WE is high and DSF1 is high at the falling edge of \overline{RAS} . The cycle can be executed asyncronously with SC. However, HM538253 must be satisfied tSTS (min) timing specified between SC rising (Boundary address) and \overline{RAS} falling. In split transfer cycle, the HM538253 must satisfy t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.




Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer -


Masked Split Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and DSF1 high at the falling edge of \overline{RAS})

A continuous serial write cannot be executed because accessing SAM is inhibited during \overline{RAS} low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, in this split write transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is capable like split read transfer cycle.

Stopping Column in Split Transfer Cycle

The HM538253 has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B7.)

boundary spin register. (Boundary educits 57.7) First of all a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data are transferred to the lower SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM. In stopping column, split transfer is needed for jump operation between lower SAM and upper SAM.



Stopping Column Set Cycle (CBRS)

This cycle becomes stopping column set cycle by driving \overline{CAS} low, \overline{WE} low, DSF1 high at the falling edge of \overline{RAS} . Stopping column data (boundaries) are latched from address inputs on the falling edge of \overline{RAS} . To determine the boundary, A2 to A7 can be used and don't care A0, A1, and A8. In the HM538253, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set to high and A7 is set to low, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

		Stop	Addr	ess			
Boundary code	Column size	A2	A3	A4	A5	A 6	Α7
32	4	0	•	•	•	•	٠
33	8	1	0	•	•	•	•
34	16	1	1	0	•	•	٠
85	32	1	1	1	0	•	٠
B6	64	1	1	1	1	0	•
87	128	1	1	1	1	1	0
	256	1	1	1	1	1	1

Stopping Column Boundary Table

Notes: 1.A0, A1, and A8: don't care

2.*: don't care

Register Reset Cycle (CBRR)

This cycle becomes register reset cycle (CBRR) by driving \overline{CAS} low, \overline{WE} high, and DSF1 low at the falling edge of \overline{RAS} . A CBRR can reset the persistent mask operation and stopping column operation, so the HM538253 becomes the new mask operation and boundary code B8. When a CBRR is executed for stopping column operation reset, it needs to safisfy t_{STS} (min) and t_{RST} (min) between \overline{RAS} falling and SC rising.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When SE is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is masked write transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so SE high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) \overline{RAS} -only refresh cycle, (2) \overline{CAS} -before \overline{RAS} (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) \overline{RAS} -Only Refresh Cycle: \overline{RAS} -only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .

(2) CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because \overline{CAS} circuits don't operate.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	VT	-1.0 to +7.0	V
Supply voltage relative to V _{SS}	V _{CC}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storaga temperatoro			

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{cc}	4.5	5.0	5.5	V	1
Input high voltage	VIH	2.4		6.5	V	1
Input low voltage	V _{IL}	-0.5*2		0.8	v	1

Notes: 1. All voltage referenced to V_{SS} 2 -3.0 V for pulse width \leq 10 ns.

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 V \pm 10\%$, $V_{SS} = 0 V$)

		HM538253										
		-7		-8		-10						
Parameter :	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test condi	tions		
	lcc1	_	120		105		90	mA	RAS, CAS cycling	SC = V _{IL} , SE = V _{IH}		
current	Icc7	-	190	_	160		140	mA	t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min		
Standby	lccz		7		7	_	7	mA	-	SC = V _{IL} , SE = V _{IH}		
current			85	_	70		70	mA	₌V⊮	SE = VIL, SC cycling, t _{SCC} = min		
RAS-only	lcc3		120		105		90	mA	RAS cycling CAS = V _H	sc = v _{iL} , se = v _{iH}		
refresh current	lcca		190		160	·	140	mA	t _{RC} = min	SE = $V_{ L}$, SC cycling, t_{SCC} = min		
Page mode	ICC4		130		115		100	mA		ISC = VIL, SE = VIH		
current	1cc10		200		170		150	mA	RAS = V _{IL} t _{PC} = min	$SE = V_{IL}$, SC cycling, $t_{SCC} = min$		
CAS-before-	lcc5	_	95	_	85		70	mA		, SC = V _{IL} , SE = V _{IH}		
RAS refresh current	lcc11		165		140		120	mA	t _{RC} = min	$\overline{SE} = V_{1L}$, SC cycling, $t_{SCC} = min$		
Data transfer	lcce		130		115		100	mA	RAS, CAS	SC = V _{IL} , SE = V _{IH}		
current	ICC12		200		170)	150	mA	cycling t _{RC} = min	SE = V _{IL} , SC cycling, t _{SCC} = min		
Input leakage current	، ا _ل	-10	0 10	-10	0 10	-10	0 10	μA				
Output leakage current	llO	-1(0 10	-1	0 10	-10	0 10	μA				
Output high voltage	V _{OH}	2.4		2.4	ı —	2.4	,	v	¹ OH = -1	mA		
Output low voltage	VOL	_	0.4		0.4		0.4	V	l _{OL} = 2.1	mA		

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once while RAS is low and CAS is high.

Capacitance (Ta = 25°C, V_{CC} = 5 V ± 10%, f = 1 MHz, Bias: Clock, I/O = V_{CC} , address = V_{SS})

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C _{I1}		5	pF	1
Input capacitance (Clocks)	C ₁₂		5	pF	1
Output capacitance (I/O, SI/O, QSF)	CI/O		7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 V \pm 10\%$, $V_{SS} = 0 V$) *1, *16

Test Conditions

- Input rise and fall times: 5 ns
- Input pulse levels: VSS to 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: RAM 1TTL + CL (50 pF)
 - SAM, QSF 1TTL + CL (30 pF)

(Including scope and jig)

Common Parameter

		HM5	38253						
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130		150		180		ns	
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	TRAS	70	10000	80	10000	100	10000	ns	
CAS pulse width	ICAS	20		20		25		ns	
Row address setup time	IASR	0		0		0		ns	
Row address hold time	1 _{RAH}	10		10		10		ns	
Column address setup time	tASC	0		0		0		ns	
Column address hold time	^t CAH	12		15		15	-	ns	
RAS to CAS delay time	^t RCD	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS		20		20		25		ns	

Common Parameter (cont)

•

		HM5:	38253						
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS hold time referenced to RAS	1CSH	70	_	80		100	-	ns	
CAS to RAS precharge time	^t CRP	10	_	10		10		ns	
Transition time (rise to fall)	tT	3	50	3	50	3	50	ns	3
Refresh period	tREF		8	_	8		8	ms	
DT to RAS setup time	tDTS	0		0	_	0	<u> </u>	ns	
DT to RAS hold time	^t DTH	10		10	<u> </u>	10		ns	
DSF1 to RAS setup time	tFSR	0	-	0		0		ns	
DSF1 to RAS hold time	^t RFH	10	_	10		10		ns	
DSF1 to CAS setup time	t _{FSC}	0		0		0	_	ns	
DSF1 to CAS hold time	^t CFH	12	_	15		15		ns	
Data-in to CAS delay time	tozc	0	_	0	_	0		ns	4
Data-in to OE delay time	t _{DZO}	0		0		0		ns	4
Output buffer turn-off delay referenced to CAS	^t OFF1		20		20		20	ns	5
Output buffer turn-off delay referenced to DE	¹ OFF2		15		20		20	ns	5

Read Cycle (RAM), Page Mode Read Cycle

		HMS	38253						
		-7		-8		-10			
Parameter	Symbor	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	IRAC		70	_	80		100	ns	6, 7
Access time from CAS	tCAC	-	20	_	20		25	กร	7, 8
Access time from OE	tOAC	_	20	_	20		25	ns	7
Address access time	t _{AA}	_	35		40		45	ns	7, 9
Read command setup time	t _{RCS}	0		0		0		ns	
Read command hold time	1 _{RCH}	0		0	 .	0	-	ns	10
Read command hold time referenced to RAS	tRRH	10		10		10		ns	10
RAS to column address delay time	TRAD	15	35	15	40	15	55	ns	2
Column address to RAS lead time	TRAL	35		40	_	45	-	ns	
Column address to CAS lead time	^t CAL	35		40		45	_	ns	
Page mode cycle time	tPC	45	_	50	_	55	—	ns	
CAS precharge time	top	7	_	10		10		ns	
Access time from CAS precharge	1 _{ACP}		40		45		50	ns	
Page mode RAS pulse width	IRASP	70	1000	08 00	10000	00 100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

.

		HM5	38253						
	r.	-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0		0		0		ns	11
Write command hold time	twch	12		15		15		ns	
Write command pulse width	twp	15		15		15	<u> </u>	ns	
Write command to RAS lead time	^t RWL	20		20		20		ns	
Write command to CAS lead time	tCWL	20		20		20	—	ns	
Data-in setup time	tos	0		0	<u> </u>	0		ns	12
Data-in hold time	^t DH	12	—	15		15		ns	12
WE to RAS setup time	tws	0	<u></u> .	0		0		ns	
WE to RAS hold time	twh	10		10		10		ns	
Mask data to RAS setup time	^t MS	0		0	'	0		ns	
Mask data to RAS hold time	tMH	10		10		10		ns	
OE hold time referenced to WE	tоен	15	_	20	-	20		ns	
Page mode cycle time	tPC	45		50	_	55		ns	
CAS precharge time	t _{CP}	7		10		10		ns	
CAS to data-in delay time	tCDD	20	_	20		20		ns	13
Page mode RAS pulse width	IRASP	70	100000	80	100000	100	10000	0 ns	
		_							

HM538253

Read-Modify-Write Cycle

-

	HM5	38253						
	-7		-8		-10			
Symbo	Min	Мах	Min	Max	Min	Max	Unit	Notes
tRWC	180		200		230		ns	
) t _{RWS}	120	10000	130	10000	150	10000	ns	
tcwD	45		45		50	<u></u>	ns	14
tAWD	60		65		70		ns	14
tODD	20		20		20		ns	12
TRAC		70		80		100	ns	6, 7
1 _{CAC}		20		20		25	ns	7, 8
tOAC		20		20		25	ns	7
IAA		35		40		45	ns	7, 9
tRAD	15	35	15	40	15	55	ns	
tRCS	0		0		0		ns	
1 _{RWL}	20	······································	20	-	20		ns	
tCWL	20		20		20	_	ns	
twp	15		15		15	_	ns	
t _{DS}	0		0	-	0		ns	12
t _{DH}	12	<u> </u>	15		15		ns	12
tOEH	15		20		20		ns	
	trwc trws tcwd tcwd towd todd trodd trodd trodd trodd trodd trodd todd todd	Symbol Min t _{RWC} 180 t _{RWS} 120 t _{CWD} 45 t _{AWD} 60 t _{ODD} 20 t _{RAC} t _{OAC} t _{OAC} t _{RAD} 15 t _{RAC} 0 t _{RAC} 0 t _{RAD} 15 t _{RAC} 0 t _{RML} 20 t _{RWL} 20 t _{CWL} 20 t _{RWL} 20 t _{CWL} 20 t _{CWL} 20 t _{DS} 0 t _{DH} 12	Symbol Min Max t _{RWC} 180 t _{RWS} 120 10000 t _{CWD} 45 t _{AWD} 60 t _{ODD} 20 t _{QDD} 20 t _{QDD} 20 t _{QDD} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{QAC} 20 t _{RAD} 15 35 t _{RWL} 20 t _{RWL} 20 t _{QMP} 15 t _{DN} 0 t _{DH} 12	Symbol Min Max Min t_{RWC} 180 — 200) t_{RWS} 120 10000 130 t_{CWD} 45 — 45 t_{AWD} 60 — 65 t_{ODD} 20 — 20 t_{RAC} — 70 — t_{CAC} — 20 — t_{CAC} — 20 — t_{CAC} — 20 — t_{CAC} — 20 — t_{AA} — 35 — t_{RAD} 15 35 15 t_{RCS} 0 — 0 t_{RWL} 20 — 20 t_{WP} 15 — 15 t_{DS} 0 — 0 t_{DH} 12 — 15	Symbol Min Max Min Max t _{RWC} 180 — 200 — t _{RWS} 120 10000 130 10000 t _{CWD} 45 — 45 — t _{CWD} 60 — 65 — t _{QDD} 20 — 20 — t _{QAC} — 20 — 20 t _{QAC} — 20 — 20 t _{AA} — 35 15 40 t _{RAD} 15 35 15 40 t _{RWL} 20 — 20 — t _{RWL} 20 — 20 —	Symbol Min Max Min Max Min t _{RWC} 180 — 200 — 230 1 RWS 120 10000 130 10000 150 t _{RWD} 45 — 45 — 50 t _{CWD} 45 — 45 — 50 t _{AWD} 60 — 65 — 70 t _{ODD} 20 — 20 — 20 t _{AWD} 60 — 65 — 70 t _{ODD} 20 — 20 — 20 t _{RAC} — 70 — 80 — t _{AA} — 20 — 20 — t _{AA} — 35 15 40 15 t _{RAD} 15 35 15 40 15 t _{RWL} 20 — 20 — 20 t _{RWL} 20 — </td <td>Symbol Min Max Min Max Min Max t_{RWC} 180 — 200 — 230 — 1 RWS 120 10000 130 10000 150 10000 t_{CWD} 45 — 45 — 50 — t_{CWD} 60 — 65 — 70 — t_{ODD} 20 — 20 — 20 — t_{ODD} 20 — 20 — 20 — t_{ODD} 20 — 20 — 20 — t_{RAC} — 70 — 80 — 100 t_{CAC} — 20 — 20 — 25 1 t_{AA} — 35 15 40 15 55 t_{RAD} 15 35 15 40 15 55 t_{RWL} 20 — 20</td> <td>Symbol Min Max Min Max Min Max Min Max Unit t_{RWC} 180 — 200 — 230 — ns 1 RWS 120 10000 130 10000 150 10000 ns 1 RWS 120 10000 130 10000 150 10000 ns 1 CWD 45 — 45 — 50 — ns 1 CWD 60 — 65 — 70 — ns 1 QDD 20 — 20 — 20 — ns 1 RAC — 70 — 80 — 100 ns 1 CAC — 20 — 20 — 25 ns 1 CAC — 20 — 20 — 25 ns 1 AA — 35 15 40 15 55 ns </td>	Symbol Min Max Min Max Min Max t _{RWC} 180 — 200 — 230 — 1 RWS 120 10000 130 10000 150 10000 t _{CWD} 45 — 45 — 50 — t _{CWD} 60 — 65 — 70 — t _{ODD} 20 — 20 — 20 — t _{ODD} 20 — 20 — 20 — t _{ODD} 20 — 20 — 20 — t _{RAC} — 70 — 80 — 100 t _{CAC} — 20 — 20 — 25 1 t _{AA} — 35 15 40 15 55 t _{RAD} 15 35 15 40 15 55 t _{RWL} 20 — 20	Symbol Min Max Min Max Min Max Min Max Unit t_{RWC} 180 — 200 — 230 — ns 1 RWS 120 10000 130 10000 150 10000 ns 1 RWS 120 10000 130 10000 150 10000 ns 1 CWD 45 — 45 — 50 — ns 1 CWD 60 — 65 — 70 — ns 1 QDD 20 — 20 — 20 — ns 1 RAC — 70 — 80 — 100 ns 1 CAC — 20 — 20 — 25 ns 1 CAC — 20 — 20 — 25 ns 1 AA — 35 15 40 15 55 ns

۴

,

Refresh Cycle

		HM53	8253						
		-7		-8		-10		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh)	tCSR	10		10	-	10	-	ns	
CAS hold time (CAS-before-PAS refresh)	^t CHR	10		10		10	· <u> </u>	ns	
RAS precharge to CAS hold time	¹ RPC	10		10		10		ns	<u></u>

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

	· · · ·	HM5	38253						
Parameter Sy		-7		-8		-10			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	tCDD	20		20		20		ns	13
OE to data-in delay time	todd	15		20		20		ns	13

CBR Refresh with Register Reset

		HM538253							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Uni	Notes
Split transfer setup time	tsts	20		20		25	_	ns	
Split transfer hold time referenced to RAS	IRST	70		80		100		ns	·

Read Transfer Cycle

,

	HM538253							
	•7	<u></u>	-8		-10			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RDH}	60	10000	65	10000	80	10000	ns	
tCDH	20		20	-	25		ns	
t _{ADH}	25	-	30		30		ns	
tDTP	20		20		30		ns	
t _{DRD}	60	—	70		80		ns	
tSRS	25		30		30		ns	
t _{SRH}	70		80		100		ns	
t _{SCH}	25	_	25		25	<u> </u>	ns	
ISAH	40		45	_	50	_	ns	
tSDD	5		5	_	5		ns	
1 _{SDH}	10		15		15		ns	
1DQD		30		35	_	35	ns	15
t DOH	5		5	_	5		ns	
tszs	0		0		0	_	ns	
tscc	25		30	_	30	_	ns	
tsc	5		10		10	—	ns	
ISCP	10		10		10		ns	
ISCA		22		25		25	ns	15
1SOH	5		5		5		ns	
tsis	0		0		0		ns	
tsiH	15		15		15		ns	
^t RAD	15	35	15	40	15	55	ns	
t _{RAL}	35		40		45		ns	
	IRDH ICDH IADH IDTP IDTP IDRD ISRS ISRS ISRS ISRS ISRS ISRS ISRH ISCH ISDH IDOH ISZS ISCC ISCC ISCC ISC ISCP ISCA ISOH ISOH	-7 Symbol Min tRDH 60 tCDH 20 tADH 25 tDTP 20 tDRD 60 tSRS 25 tSRH 70 tSCH 25 tSCH 25 tSDD 5 tSDH 10 tDOH 5 tSDH 10 tDOH 5 tSCC 25 tSCS 0 tSCC 5 tSCH 5 tSCC 5 tSCC 5 tSCH 5 tS	-7 Symbol Min Max tRDH 60 10000 tCDH 20 tADH 25 tDTP 20 tDTP 20 tDTP 20 tDRD 60 tSRS 25 tSRH 70 tSCH 25 tSCH 25 tSCH 25 tSCH 25 tSDD 5 tSDD 5 tSDH 10 tDOH 5 tSCC 25 tSCC 25 tSCC 25 tSCA 22 tSCH 5 tSCA 22 tSCH 5 tSCH 5 tSCH<	-7 -8 Symbol Min Max Min IRDH 60 10000 65 ICDH 20 20 IADH 25 30 IDTP 20 20 IDTP 20 20 IDRD 60 70 ISRS 25 30 ISRH 70 80 ISRH 70 80 ISCH 25 25 ISAH 40 45 ISDD 5 5 ISDH 10 15 IDOD - 30 IDOH 5 5 ISCC 25 30 ISCC 5 10 ISCA 22 ISOH 5	-7 -8 Symbol Min Max Min Max IRDH 60 10000 65 10000 ICDH 20 20 IADH 25 30 IDTP 20 20 IDRD 60 70 IDRD 60 70 ISRS 25 30 ISRH 70 80 ISRH 70 80 ISCH 25 25 ISAH 40 45 ISDD 5 5 ISDH 10 15 IDQD - 30 15 ISCC 25 30 ISCA <	-7 -8 -10 Symbol Min Max Min Max Min IRDH 60 10000 65 10000 80 ICDH 20 20 25 IADH 25 30 30 IDTP 20 20 30 IDRD 60 70 80 ISRS 25 30 30 ISRH 70 80 100 ISCH 25 25 25 ISAH 40 45 50 ISDD 5 5 5 ISDH 10 15 5 IDQD - 30 30 ISCS 5 5 5	-7 -8 -10 Symbol Min Max Min Max Min Max IRDH 60 10000 65 10000 80 10000 ICDH 20 20 25 IADH 25 30 30 IDTP 20 20 30 IDRD 60 70 80 ISRS 25 30 30 ISRH 70 80 100 ISRH 70 80 100 ISCH 25 25 25 ISCH 10 15 15 ISCD 5 5 5 15 </td <td>-7 -8 -10 Symbol Min Max Min Max Min Max Unit IRDH 60 10000 65 10000 80 10000 ns ICDH 20 20 25 ns IADH 25 30 30 ns IDTP 20 20 30 ns IDTP 20 20 30 ns ISRS 25 30 100 ns ISRH 70 80 100 ns ISAH 40 45 50 ns ISAH 40 15 ns ns ISAH 40 15 ns ns</td>	-7 -8 -10 Symbol Min Max Min Max Min Max Unit IRDH 60 10000 65 10000 80 10000 ns ICDH 20 20 25 ns IADH 25 30 30 ns IDTP 20 20 30 ns IDTP 20 20 30 ns ISRS 25 30 100 ns ISRH 70 80 100 ns ISAH 40 45 50 ns ISAH 40 15 ns ns ISAH 40 15 ns ns

Read Transfer Cycle (cont)

.

		HM5	38253						
×		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Unit	Notes
HAS to QSF delay time	1 RQD		70		75		85	ns	15
CAS to QSF delay time	tCOD		35		35		35	ns	15
QSF hold time referenced toRAS	^t ROH	20		20		25		ns	
QSF hold time referenced to CAS	tcaн	5	-	5		5	<u> </u>	ns	

~

Masked Write Transfer Cycle

		HM538253							
		-7		-8		-10			Notes
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Unlt	
SC setup time referenced to RAS	tsRS	25		30		30		ns	
AS to SC delay time	tSRD	20		25		25		ns	
Serial output buffer turn-off time referenced to RAS	tsrz	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	tsiD	40		45		50		ns	
RAS to QSF delay time	IROD		70		75		85	ns	15
CAS to QSF delay time	tcap		35		35		35	ns	15
QSF hold time referenced to RAS	t ROH	20		20		25		ns	
QSF hold time referenced to CAS	tCOH	5		5		5		ns	
Serial clock cycle time	tscc	25		30		30		ns	
SC pulse width	ISC	5	_	10		10		ns	
SC precharge time	tSCP	10		10		10		ns	
SC access time	tSCA		22		25		25	ns	15
Serial data-out hold time	1SOH	5		5		5		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	tsiH	15		15		15	-	ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle

.


Symbol	HM538253							
	-7		-8		-10			
	Min	Max	Min	Max	Min	Max	Unit	Notes
tsts	20	_	20		25		ns	
^t RST	70		80	~	100	_	ns	
^t CST	20		20		25		ns	
IAST	35		40		45		ns	·
tSOD	_	30		30		30	ns	15
tSQH	5		5		5		ns	
tscc	25		30		30	<u> </u>	ns	
tsc	5	_	10	-	10		ns	
ISCP	10	_	10	_	10		ns	
tsca		22		25	_	25	ns	15
t _{SOH}	5	_	5		5		ns	
tsis	0	_	0		0		ns	
tsiH	15	_	15		15		ns	
tRAD	15	35	15	40	15	55	ns	
tRAL	35		40		45		ns	
	ISTS IRST ICST ICST IAST ISOD ISOH ISCC ISC ISCP ISCA ISCH ISCA ISCH ISIS ISIH ISIS	-7 Symbol Min tSTS 20 tRST 70 tCST 20 tRST 70 tCST 20 tSOD -7 tSOH 5 tSCA -7 tSOH 5 tSOH 5 tSIS 0 tSIH 15 tRAD 15	-7 Symbol Min Max tSTS 20 tRST 70 tRST 20 tRST 70 tCST 20 tSQT 35 tSQD 30 tSQH 5 tSQH 5 tSCC 25 tSC 5 tSCA 22 tSOH 5 tSCA 22 tSOH 5 tSIS 0 tSIH 15 tRAD 15 35	-7 -8 Symbol Min Max Min tSTS 20 20 tRST 70 80 tCST 20 20 tRST 70 80 tCST 20 20 tAST 35 40 tSQD 30 tSQH 5 5 tSQC 25 30 tSC 5 10 tSCP 10 10 tSCA 22 tSOH 5 5 tSOH 5 5 tSOH 5 5 tSIS 0 0 tSIH 15 15 tRAD 15 35 15	-7 -8 Symbol<MinMaxMinMaxtSTS20 $$ 20 $$ tRST70 $$ 80 $$ tCST20 $$ 20 $$ tAST35 $$ 40 $$ tSQD $$ 30 $$ 30tSQH5 $$ 5 $$ tSCC25 $$ 30 $$ tSC5 $$ 10 $$ tSCA $$ 22 $$ 25tSOH5 $$ 5 $$ tSIS0 $$ 10 $$ tSIH15 $$ 5 $$	-7 -8 -10 SymbolMinMaxMinMaxMinMax t_{STS} 20 $$ 20 $$ 25 t_{RST} 70 $$ 80 $$ 100 t_{CST} 20 $$ 20 $$ 25 t_{AST} 35 $$ 40 $$ 45 t_{SOD} $$ 30 $$ 30 $$ t_{SOH} 5 $$ 5 $$ 5 t_{SCC} 25 $$ 30 $$ 30 t_{SC} 5 $$ 10 $$ 10 t_{SCA} $$ 22 $$ 25 $$ t_{SOH} 5 $$ 5 $$ 5 t_{SIH} 15 $$ 15 $$ 15 t_{RAD} 1535154015	-7 -8 -10 Symbol<MinMaxMinMaxMinMax t_{STS} 20 $$ 20 $$ 25 $$ t_{RST} 70 $$ 80 $$ 100 $$ t_{CST} 20 $$ 20 $$ 25 $$ t_{AST} 35 $$ 40 $$ 45 $$ t_{SQD} $$ 30 $$ 30 $$ 30 t_{SQH} 5 $$ 5 $$ 5 $$ t_{SCC} 25 $$ 30 $$ 30 $$ t_{SCC} 5 $$ 10 $$ 10 $$ t_{SC} 5 $$ 10 $$ 10 $$ t_{SCA} $$ 22 $$ 25 $$ 25 t_{SOH} 5 $$ 5 $$ 5 $$ t_{SIH} 15 $$ 15 $$ 15 $$ t_{RAD} 153515401555	-7 -8 -10 Symbol Min Max Min Max Min Max Unit t_{STS} 20 20 25 ns t_{RST} 70 80 100 ns t_{RST} 20 20 25 ns t_{CST} 20 20 25 ns t_{AST} 35 40 45 ns t_{SOD} - 30 30 ns ns t_{SOH} 5 5 ns ns ns t_{SCC} 25 30 10 ns t_{SCA} - 22 25 25 ns t_{SOH} 5 5 5 ns ns t_{SOH} 5 5

Serial Read Cycle, Serial Write Cycle

,


	HM538253							
Symbol	-7		-8		-10			
	Min	Max	Min	Max	Min	Мах	Unit N	Notes
tscc	25	_	30		30		ns	
1 _{SC}	5		10		10		ns	
tSCP	10		10		10		ns	
tSCA		22		25		25	ns	15
[†] SEA		20		25		25	ns	15
1SOH	5	_	5		5		ns	
tSHZ		15		20		20	ns	5,17
¹ SLZ	0		0		0	<u></u>	ns	5,17
tsis	0		0		0		ns	
tsiH	15		15	·	15		ns	
tsws	0		0		0		ns	
tswH	15		15		15		ns	
tswis	ô		0		0		ns	
tswih	15		15		15		ns	
	1scc 1sc 1scp tscp tscp <tr< td=""><td>-7 Symbol Min tscc 25 tsc 5 tscP 10 tscA tsws 0 tswis 0 tswis 0 tswis 0</td><td>-7 Symbol Min Max tSCC 25 tSC 5 tSCP 10 tSCA 22 tSEA 20 tSCH 5 tSCA 20 tSCA 15 tSCA 15 tSCA 15 tSCA 15 tSLZ 0 tSLZ 0 tSIS 0 tSWS 0 tSWH 15 tSWIS 0 </td><td>-7 -8 Symbol Min Max Min t_{SCC} 25 30 t_{SC} 5 10 t_{SCP} 10 10 t_{SCA} 22 t_{SCA} 20 t_{SCH} 5 5 t_{SHZ} 15 t_{SWS} 0 0 t_{SWH} 15 15 t_{SWH} 15 0 t_{SWH} 15 0 t_{SWH</td><td>-7 -8 Symbol Min Max Min Max t_{SCC} 25 $-$ 30 t_{SC} 5 $-$ 10 t_{SCP} 10 $-$ 10 t_{SCA} $-$ 22 $-$ 25 t_{SCA} $-$ 20 $-$ 25 t_{SOH} 5 $-$ 5 t_{SHZ} $-$ 15 $-$ 20 t_{SIS} 0 0 t_{SWH} 15 $-$ 15 t_{SWH} 15 $-$ 15 t_{SWH} 15 $-$ 0</td><td>-7 -8 -10 Symbol Min Max Min Max Min Max t_{SCC} 25 $-$ 30 $-$ 30 t_{SCC} 25 $-$ 30 $-$ 30 t_{SCC} 5 $-$ 10 $-$ 10 t_{SCP} 10 $-$ 10 $-$ 10 t_{SCA} $-$ 22 $-$ 25 t_{SCA} $-$ 20 $-$ 25 t_{SOH} 5 $-$ 5 $-$ 5 t_{SHZ} 0 $-$ 0 $-$ 0 t_{SIS} 0 $-$ 0 $-$ 0 t_{SWS} 0 0 $-$ 0 t_{SWH}<!--</td--><td>-7 -8 -10 Symbol Min Max Min Max Min Max t_{SCC} 25 $-$ 30 $-$ 30 t_{SC} 5 $-$ 10 $-$ 10 t_{SCP} 10 $-$ 10 $-$ 10 t_{SCA} $-$ 22 $-$ 25 $-$ 25 t_{SCA} $-$ 20 $-$ 20 $-$ 20 t_{SHZ} $-$ 15 $-$ 5 $-$ 20 t_{SIS} 0 0 0 t_{SWH} 15 $-$ 15</td><td>-7 -8 -10 Symbol Min Max Min Max Min Max Unit t_{SCC} 25 - 30 - 30 - ns t_{SC} 5 - 10 - 10 - ns t_{SCP} 10 - 10 - ns ns t_{SCA} - 22 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 20 ns ns t_{SHZ} 0 - 0 - 0 - ns t</td></td></tr<>	-7 Symbol Min tscc 25 tsc 5 tscP 10 tscA tsws 0 tswis 0 tswis 0 tswis 0	-7 Symbol Min Max tSCC 25 tSC 5 tSCP 10 tSCA 22 tSEA 20 tSCH 5 tSCA 20 tSCA 15 tSCA 15 tSCA 15 tSCA 15 tSLZ 0 tSLZ 0 tSIS 0 tSWS 0 tSWH 15 tSWIS 0	-7 -8 Symbol Min Max Min t_{SCC} 25 30 t_{SC} 5 10 t_{SCP} 10 10 t_{SCA} 22 t_{SCA} 20 t_{SCH} 5 5 t_{SHZ} 15 t_{SWS} 0 0 t_{SWH} 15 15 t_{SWH} 15 0 t_{SWH} 15 0 t_{SWH	-7 -8 Symbol Min Max Min Max t_{SCC} 25 $-$ 30 $ t_{SC}$ 5 $-$ 10 $ t_{SCP}$ 10 $-$ 10 $ t_{SCA}$ $-$ 22 $-$ 25 t_{SCA} $-$ 20 $-$ 25 t_{SOH} 5 $-$ 5 $ t_{SHZ}$ $-$ 15 $-$ 20 t_{SIS} 0 $ 0$ $ t_{SWH}$ 15 $-$ 15 $ t_{SWH}$ 15 $-$ 15 $ t_{SWH}$ 15 $-$ 0	-7 -8 -10 Symbol Min Max Min Max Min Max t_{SCC} 25 $-$ 30 $-$ 30 t_{SCC} 25 $-$ 30 $-$ 30 t_{SCC} 5 $-$ 10 $-$ 10 t_{SCP} 10 $-$ 10 $-$ 10 t_{SCA} $-$ 22 $-$ 25 $ t_{SCA}$ $-$ 20 $-$ 25 $ t_{SOH}$ 5 $-$ 5 $-$ 5 t_{SHZ} 0 $-$ 0 $-$ 0 t_{SIS} 0 $-$ 0 $-$ 0 t_{SWS} 0 $ 0$ $-$ 0 t_{SWH} </td <td>-7 -8 -10 Symbol Min Max Min Max Min Max t_{SCC} 25 $-$ 30 $-$ 30 t_{SC} 5 $-$ 10 $-$ 10 t_{SCP} 10 $-$ 10 $-$ 10 t_{SCA} $-$ 22 $-$ 25 $-$ 25 t_{SCA} $-$ 20 $-$ 20 $-$ 20 t_{SHZ} $-$ 15 $-$ 5 $-$ 20 t_{SIS} 0 0 0 t_{SWH} 15 $-$ 15</td> <td>-7 -8 -10 Symbol Min Max Min Max Min Max Unit t_{SCC} 25 - 30 - 30 - ns t_{SC} 5 - 10 - 10 - ns t_{SCP} 10 - 10 - ns ns t_{SCA} - 22 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 20 ns ns t_{SHZ} 0 - 0 - 0 - ns t</td>	-7 -8 -10 Symbol Min Max Min Max Min Max t_{SCC} 25 $-$ 30 $-$ 30 $ t_{SC}$ 5 $-$ 10 $-$ 10 $ t_{SCP}$ 10 $-$ 10 $-$ 10 $ t_{SCA}$ $-$ 22 $-$ 25 $-$ 25 t_{SCA} $-$ 20 $-$ 20 $-$ 20 t_{SHZ} $-$ 15 $-$ 5 $-$ 20 t_{SIS} 0 $ 0$ $ 0$ $ t_{SWH}$ 15 $-$ 15	-7 -8 -10 Symbol Min Max Min Max Min Max Unit t_{SCC} 25 - 30 - 30 - ns t_{SC} 5 - 10 - 10 - ns t_{SCP} 10 - 10 - ns ns t_{SCA} - 22 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 - 25 ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 25 ns ns t_{SCA} - 20 - 20 ns ns t_{SHZ} 0 - 0 - 0 - ns t

- Notes: 1. AC measurements assume t_T = 5 ns.
 - 2. When $t_{RCD} > t_{RCD}$ (max) and $t_{RAD} > t_{RAD}$ (max), access time is specified by t_{CAC} or t_{AA} .
 - 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition time t_T is measured between VIH and VIL.
 - 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
 - 5. tOFF1 (max), tOFF2 (max), tSHZ (max) and tSLZ (min) are defined as the time at which the output acheives the open circuit condition (V_{OH} - 100 mV, V_{OL} + 100 mV). This parameter is sampled and not 100% tested.
 - 6. Assume that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
 - 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
 - 8. When $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max), access time is specified by t_{CAC} .
 - 9. When $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max), access time is specified by t_{AA} .
 - 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - 11. When two \ge twos (min), the cycle is an early write cycle, and VO pins remain in an open circuit (high impedance) condition.
 - 12. These parameters are specified by the later falling edge of CAS or WE.
 - 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by
 - CAS or OE prior to applying data to the device when output buffer is on. 14. When $t_{AWD} \ge t_{AWD}$ (min) and $t_{CWD} \ge t_{CWD}$ (min) in read-modify-write cycle, the data of the
 - selected address outputs to an I/O pin and input data is written into the selected address. tODD (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
 - 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
 - 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that 8 initialization cycle is CBRR for internal register reset.
 - 17. When t_{SHZ} and t_{SLZ} are measured in the same VCC and Ta condition and tr and tf of SE are
 - less than 5 ns, $t_{SHZ} \leq t_{SLZ} + 5$ ns.
 - 18. After power-up, QSF output is High-Z, so 1SC cycle is needed to be Low-Z it. 19. DSF2 pin is open pin, but Hitachi recommends it is fixed low in all operation for the addition
 - mode in future.



Timing Waveforms

:Don't care



Write Cycle

The write cycle state table as shown below is applied to early write, delayed write, page mode write, and read-modify write.

Write Cycle State Table

	FAS	CAS	RAS	HAS	CAS
	DSF1	DSF1	WE	1/0	vo
Aenu Cycle W1 W2 V		W3	W4	W5	
Write mask (new/old) Write DQs to VOs	0.	0	0	Write mask ^{*1}	Valid data
Write mask (new/old) Block write	0	1	0	Write mask ^{•2}	Column mask ^{•2}
Normal write (no mask)	0	0	1	Don't care ¹	Valid data
Block write (no mask)	0	1	1	Don't care ^{•2}	Column mask ^{•2}
Load write mask resister	1	0	1	Don't care	Write mask data ^{•3}
Load color resister	1	1	1	Don't care	Color data
	Write mask (new/old) Write DQs to VOs Write mask (new/old) Block write Normal write (no mask) Block write (no mask) Load write mask resister	Cycle-DSF1 W1Write mask (new/old)0Write DQs to I/Os0Write mask (new/old)0Block write0Normal write (no mask)0Block write (no mask)0Load write mask resister1	CycleDSF1DSF1Write mask (new/old)00Write DQs to I/Os00Write mask (new/old)01Block write00Normal write (no mask)00Block write (no mask)01Load write mask resister10	CycleDSF1DSF1WEWrite mask (new/old) Write DQs to I/Os000Write mask (new/old) Block write010Normal write (no mask)001Block write (no mask)011Load write mask resister101	CycleDSF1DSF1WEI/OWrite mask (new/old) Write DQs to I/Os000Write mask '1Write mask (new/old) Block write010Write mask '1Normal write (no mask)001Don't care '1Block write (no mask)011Don't care '2Load write mask resister101Don't care

Note 1

WE	Mode	I/O data/RAS			
Low	New Mask Mode	Mask			
Persistent Mask Mode	Don't care (mask register used)				
High	No mask	Don't care			

VO Mask Data (In new mask mode)

Low: Mask

High: Non Mask


In persistent mask mode, I/O don't care


Note 2: reference Figure 2 use of Block Write

Note 3: I/O Write Mask Data

Low: Mask


High: Non mask





W1 to W5: See Write Cycle State Table for the logic states.






W1 to W5: See Write Cycle State Table for the logic states.

•




Page Mode Write Cycle (Early Write)




W1 to W5: See Write Cycle State Table for the logic states.

Page Mode Write Cycle (Delayed Write)




Read- Modify-Write Cycle




W1 to W5: See Write Cycle State Table for the logic states.

• RAS-Only Refresh Cycle







.




© нітасні








Register Read Cycle (Mask data, Color data)




Note: 1. State of DSF1 at falling edge of \overline{CAS}

State	0	1	
Accessed	Mask Data	Color Data	
Data	(LMR)	(LCR)	


•



:Don't care





:Don't care




:Don't care

OHITACHI







~



@ нітасні






í

Package Outline

Unit: mm

HM538253J Series (CP-40D)




48


Package Outline (cont)

Unit: mm

HM538253TT Serles (TTP-40DA)



HM538253RR Series (TTP-40DAR)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, butt is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales office when planning to use the products in MEDICAL APPLICATIONS.

Hitachi, Ltd.

For inquiry write to:

SAN FRANCISCO Heach America, Lid. Samiconductor & IC Division 2000 Siarra Point Parkway Briabane, CA 94005-1819 U. S. A.

Tel : 415-589-8300 Pax : 415-583-4207 MUNHEN Hinchi Europe Ombil Electronic Components Division Control European Headquarters Ham-Pionel Straße 10A, 8013 Haw bei Mitnchen, West Germany Tel : 009-4634-0 Telex : 5-22.593 (hite d) Past : 009-463068

LONDON

Hitachi Earope Ltd. Eloctronic Components Division Northern Earope Headquarters 21, Upton Road, Waford, Herts WD17TB, U.K. Tel : 0923-246488 Telecorn Gold : 265871 MONREP G ATTN 76 (dl : 265871 MONREP G ATTN 76 (dl : 2601) Telex : 936293 (11TEC G) Pax : 0923-224422

Semiconductor & Integrated Circuits Div.

Telex : 122395, 122432, 124491, 126375 (HITACHY) Fax : 03-214-3158 Cable : HITACHY TOKYO

Tel : Tokyo (03) 212-1111

New Maranouchi Bldg., 5-1 Maranouchi 1-chome, Chiyoda-ka, Tokyo, 100, Japar

HONG KONG

NDON

Hisschi Electronic Composents (Aris), Ltd. Unit 512-513, 5/F North Tower World Pinance Centre Habour City, Canton Road, Tsim Sha Taui Kowloos, Hong Kong Tal : 3-7219218-9, 7220698-9 Telez : 40815 (HITBC HX)

Revision Record

Rev. Date	Contents of Modification	Drawn by	Approved by
0 Apr. 26, 1	1991 Initial issue	S.Ishikawa	K.Oishi
0 Apr. 26, 1		S.Ishikawa Cycle	Approved by K.Oishi M. Yamamura

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by	
1	Sep. 27, 1991	AC Characteristics (cont)	S.Ishikawa	M. Yamamura	
	•	t _{RDH} : 70 ns (min) 65 ns (min)			
		t _{ADH} : 35 ns (min) — 30 ns (min)			
		t _{DTP} : 30 ns (min) ->> 20 ns (min)			
		t _{DRD} : 90 ns (min) ->> 80 ns (min)	·		
		t _{SRH} : 90 ns (min) — 80 ns (min)			
		t _{SCH} : 30 ns (min) - 25 ns (min)			
		tRAD: 20 ns (min) - 15 ns (min) (P25/P27)			
		Change of note 5			
		V _{OH} : −200 mV → −100 mV			
		V _{OL} : +200 mV → +100 mV			
		Change of note 17			
		t _{SLZ} are in the same \longrightarrow t _{SLZ} are measured in the same Addition of note for Write Cycle State Table			
		Addition of note for Write Cycle State Table			
		Change of BWM/BW: Address mask — Column mask			
		Change of package dimensions: HM538253TT Ser HM538253RR Ser	ries(TTP 40D)	AR)	
		Change of Timing waveforms	103 (111 102		
2	Apr. 2, 1992	Change of Cycle time			
_	•	RAM: 135 ns (min) -> 130 ns (min)			
		Change of Block Write cycle			
		DSF1 high at the falling edge of CAS and WE			
		→ DSF1 high and WE low at the falling edge of CAS Addition of note for Stopping Column in Split Transfer Cycle			
		Addition of note for Register Reset Cycle Addition of note for Register Reset Cycle			
		AC Characteristics			
		Change of Out put load:			
		SAM ITTL + CL(30 pF) -> SAM, QSF ITT	L + CL(30 pF)	
		u _{RC} : 135 ns (min) → 130 ns (min)			
		t _{RP} : 55 ns (min)>> 50 ns (min)			
		tOFF2: 20 ns (max) -> 15 ns (max)			
		^t WCH/ ^t CAH/ ^t CFH: 15 ns (min) -> 12 ns (min)		
		t _{DH} : 15 ns (min) -> 12 ns (min) (P22/ P23)			
		t _{OEH} : 20 ns (min) -> 15 ns (min) (P22/ P23)			
		t _{ODD} : 20 ns (min) — 15 ns (min)			
		t _{DRD} : 65 ns (min) -> 60 ns (min)			
		t _{RWC} : 185 ns (min) -> 180 ns (min)			
		t _{DOD} : 35 ns (max) -> 30 ns (max)			
		Addition of notes 15 for t_{ROD}/t_{COD}			
		- Change of notes for tpQp/tQQD tCQD tSQD: n	otes 7 — 🏲 BO	tes 15	

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
2	Apr. 2, 1992	AC Characteristics (cont) t _{SEA} : 22 ns (max) → 20 ns (max) t _{SHZ} : 20 ns (max) → 15 ns (max) Addition of note 16, 18, 19 for AC Characteristic Change of Timing Waveforms		M. JAMA HURN

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.