

# 128KB SECONDARY CACHE MODULE FOR THE INTEL® i486<sup>™</sup>

## IDT7MB6098A

## FEATURES

- Pin compatible with the Intel 485TurboCache<sup>™</sup> 82485MB
- 128KB direct mapped, write-through, non-sectored, zerowait-state secondary cache module
- Ideal for use with i426-based systems with an Intel 485TurboCache socket
- Uses IDT71589 32K x 9 CacheRAM<sup>™</sup> with burst counter and self-timed write IDT71B74 cache-tag RAM and cache control ASIC
- · Operates with external i486 speeds of up to 33MHz
- · Concurrent snooping is supported
- 485TurboCache write-protect strap feature is not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible
- · For SIMM package version refer to the IDT7MP6104
- For 256KB version refer to the IDT7MP6105


## DESCRIPTION

The IDT7MB6098A is a pin-compatible replacement for the Intel 485TurboCache 82485MB. The module is a 128KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485TurboCache socket. The IDT7MB6098A uses four IDT7158932K x 9 CacheRAMs, two IDT71B74 8K x 8 cache-tag RAMs and two IDT74FCT162373 Double-Density<sup>™</sup>16-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with an ASIC based cache controller. Extremely high speeds are achieved using IDT's high-performance, highreliability BiCMOS and CMOS technologies.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9" long by 2.0" wide and 0.280" tall. SIMM package versions are available, please refer to the IDT7MP6104 datasheet. For 256KB upgrade to the IDT7MP6104, refer to the IDT7MP6105.

Multiple GND pins and on-board decoupling capacitors provide maximum noise protection. All inputs and outputs of the IDT7MB6098A are TTL-compatible and operate from a single 5V power supply.





The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

#### **COMMERCIAL TEMPERATURE RANGE**

@1993 Integrated Device Technology, Inc.

## PIN CONFIGURATION<sup>(1)</sup>

-													
ſ	GND	A1 (	•	A2	RESET			CS	A4	•	٠	A5	GND
L	CLK	B1 🛛	•	B2	M/10		ī	CRDY	B4	٠	۰	B5	CKEN
	RESV	C1 🛛	•	C2	FLUSH		C	BRDY	C4	•	•	C5	BRDYO
Г	BLAST	D1 (	•	D2	EADS			Vcc	D4	•	•	D5	SKEN
L	BOFF	E1	•	E2	Vcc			WP	E4	٠	٠	E5	START
L	ADS	F1 🛛	•	F2	W/R			Do	F4	•	•	F5	GND
	GND	G1	•	G2	NC <sup>(2)</sup>			D2	G4	٠	•	G5	D1
L	BEo	H1 🛛	•	H2	BE			GND	H4	•	٠	H5	D3
Ł	BE2	l1 •	•	12	BĒ₃			D5	14	٠	٠	15	D4
L	A2	J1 (	•	J2	GND			D7	J4	٠	٠	J5	D6
İ.	Vcc	K1 🛛	•	K2	Аз			D8	K4	٠	•	K5	GND
	A4	L1 🕻	•	L2	<b>A</b> 5			D10	L4	٠	٠	L5	D9
	A6	M1 (	•	M2	A7			Vcc	M4	•	٠	M5	D11
	A9	N1 (	•	N2	Ав			D13	N4	•	٠	N5	D12
	A10	01 (	•	02	Vcc			D15	04	•	•	O5	D14
	GND	P1 🛛	•	P2	A11			DPo	Ρ4	٠	٠	P5	GND
	A31	Q1 (	•	Q2	A12			D16	Q4	٠	•	Q5	DP1
	A14	R1 🛛	•	R2	A13			GND	R4	٠	٠	R5	D17
	A15	S1 (	•	S2	GND			D19	S4	•	٠	S5	D18
1	<b>A</b> 17	T1	•	T2	A16			D21	T4	•	٠	T5	D20
	A19	U1 🛛	•	U2	A18			D22	U4	٠	٠	U5	Vcc
	Vcc	V1 🛛	•	V2	A20			D24	V4	٠	٠	V5	D23
	A22	W1	•	W2	A21			GND	W4	٠	٠	W5	D25
	A23	X1 🛛	•	X2	Vcc			D27	X4	•	٠	X5	D26
L	<b>A</b> 25	Y1	•	Y2	A24			D29	Y4	٠	٠	Y5	D28
1	<b>A</b> 27	Z1	•	Z2	<b>A</b> 26			D30	Z4	•	٠	Z5	D31
	A29	AA1	•	AA2	A28			DP2	AA4	•	٠	AA5	DР3
	GND	BB1	•	BB2	<b>A</b> 30	PRSN	BB3 🕳	Vcc	BB4	٠	٠	BB5	GND
1													

#### NOTE:

QIP TOP VIEW

1. Pin G2 is WPSTRP on the Intel 485Turbocache. This signal is not used by the IDT7MB6098A and is N.C. (No Connect).

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	~
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA
NOTE		2	2897 tbl 01

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 5%

2897 tbl 03

## **RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0.0	0.0	0.0	V
Vih	Input HIGH Votage	2.2	-	6.0	v
VIL	Input LOW Voltage	-0.5(1)	_	0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

## CAPACITANCE<sup>(1)</sup>

(TA =	+25°C, 1	í = 1.0	MHz)
-------	----------	---------	------

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance (Address, Control)	VIN = OV	15	pF
CIN	Input Capacitance (Clock)	VIN = OV	45	pF
COUT	Output Capacitance (Control)	VIN = 0V	15	pF
CI/O	Data I/O Capacitance	VOUT = 0V	10	pF
IOTE:	remotore are guerentood by			2897 tbi (

1. These parameters are guaranteed by design but not tested.





### PIN DESCRIPTION

Symbol	Parameter	Туре	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MB6098A's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6098A to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/10	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6098A.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MB6098A's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MB6098A cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MB6098A. The IDT7MB6098A will also put its data bus into a high-impedance state. The IDT7MB6098A will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hardwired to ground. It tells the system logic that the IDT7MB6098A is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MB6098A.
BE0-BE3	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	Chip Select	Input	LOW	Chip select can be used for depth expansion. $\overline{CS}$ must be asserted for $\overline{EADS}$ or $\overline{ADS}$ to be recognized by the IDT7MB6098A.
Do-D31	Processor Data Lines	I/O	N/A	These are the data inputs from either the i486 or the system memory. Do- D7 define the least significant byte while D24-D31 define the most sig- nificant byte.
DP0-DP3	Data Parity	I/O	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MB6098A. The IDT7MB6098A will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6098A will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6098A will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MB6098A to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRP	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MB6098A.
ĘADS	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MB6098A address bus. CS must be asserted for EADS to be recognized by the IDT7MB6098A.

2897 tbl 05

## FUNCTIONAL DESCRIPTION

#### **Basic Operation**

The IDT7MB6098A is a complete secondary cache subsystem designed to replace the Intel TurboCache485. The IDT7MB6098A is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MB6098A supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6098A also features single pin reset and cache flush capabilities.

The IDT7MB6098A latches the address on the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

#### Reset

The IDT7MB6098A is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

#### Flush

The entire cache contents of the IDT7MB6098A is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the cache control logic.

#### Read

The IDT7MB6098A recognizes the initiation of a read cycle when both  $\overline{\text{ADS}}$  and  $\overline{\text{CS}}$  are sampled LOW with  $M/\overline{\text{O}}$  HIGH and  $W/\overline{\text{R}}$  LOW. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MB6098A will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MB6098A will burst back a line of data to the CPU.

The IDT7MB6098A will not accept data returned in zero wait states. The earliest the IDT7MB6098A can accept data is the cycle after START is asserted.

The IDT7MB6098A will consider the data returned from the memory system as cacheable if  $\overline{SKEN}$  is sampled LOW at least one cycle before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is first asserted. The IDT7MB6098A will load the data word returned from the memory system into the cache each time  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MB6098A will only validate the line of data returned from the memory system if  $\overline{SKEN}$  is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW. The line fill is aborted if  $\overline{BLAST}$  is sampled LOW prior to the last data word it ransfer.

The IDT7MB6098A will consider the data returned as noncacheable if CBRDY or CRDY is sampled LOW before, or concurrently, with SKEN prior to the first word transfer. Therefore, to avoid a potential performance penalty, SKEN should not be asserted prior to CBRDY or CRDY if the data is considered non-cacheable, since the IDT7MB6098A will invalidate a line of data if SKEN is sampled LOW before CBRDY or CRDY is sampled LOW during a read miss.

The IDT7MB6098A requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled LOW at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6098A detects that the input address is contained in the cache, the IDT7MB6098A will supply data to the CPU. The IDT7MB6098A starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6098A then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MB6098A also forces START HIGH and BRDYO LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

#### Write

The IDT7MB6098A recognizes the initiation of a write cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with M/ $\overline{IO}$  HIGH and W/R HIGH. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MB6098A requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MB6098A ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MB6098A will assert START until CRDY or CBRDY is returned from the system.

#### Invalidation

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously, ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6098A begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6098A requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6098A ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6098A ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled LOW

during a line fill, the cycle(s) after sampling SKEN LOW concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

#### Backoff

A cache backoff is initiated by the assertion of BOFF. BOFF interrupts any other cache cycle that the IDT7MB6098A is

servicing. The cycle after BOFF is sampled LOW, the IDT7MB6098A will float its data bus, and the output control signals are driven to their idle levels, i.e. CKEN LOW, START HIGH and BRDYO HIGH. When BOFF is asserted, the IDT7MB6098A ignores all cache cycles except for invalidations; however, the IDT7MB6098A will still recognize the assertion of RESET or FLUSH when BOFF is asserted.

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current (Address, Data, Control)	Vcc = Max, VIN = GND to Vcc		10	μA
lu	Input Leakage Current (Clock)	Vcc = Max, VIN = GND to Vcc	—	50	μΑ
llo	Output Leakage Current	VOUT = 0V to VCC, VCC = Max.	_	10	μA
Vold	Output LOW Voltage (Data)	IOL = 8mA, VCC = Min.	- 1	0.4	V
Volc	Output LOW Voltage (Control)	lot = 12mA, Vcc = Min.		0.5	V
VOHD	Output HIGH Voltage (Data)	Юн = –4mA, Vcc = Min.	2.4		V
Vонс	Output HIGH Voltage (Control)	Юн = –2mA, Vcc = Min.	2.4	_	V
Icc	Operating Power Supply Current	Vcc = Max., CS ≤ VIL, f = fMAX, Outputs Open	-	1350	mA


2897 tbl 06

## AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2897 tbl 07

2897 drw 03







\*including scope and jig


Figure 2. Output Load (for toHz, tcHz, toLz and tcLz)

## AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 

		7MB609	8SA33K	
Symbol	Parameter	Min.	Max.	Unit
t1	Clock Period			ns
t2	Clock HIGH Time	11		ns
tз	Clock LOW Time	11	_	ns
t4	A2-A31, BE0-BE3 Set-up Time	13	_	ns
t5	A2-A31, BE0-BE3 Hold Time	10	_	ns
t6	A4-A31 Line Fill Set-up Time	5	_	ns
t7	ADS, M/IO, W/R Set-up Time	13		ns
t8	ADS, M/IO, W/R Hold Time	3		ns
t9	BLAST, CS Set-up Time	9	—	ns
t10	BLAST, CS Hold Time	_ 3	_	ns
t11	CRDY, CBRDY Set-up Time	11	_	ns
t12	CRDY, CBRDY Hold Time	3		ns
t13	SKEN Set-up Time	9	_	ns
t14	SKEN Hold Time	3	_	ns
t15	Do-D31, DPo-DP3 Set-up Time	5	—	ns
t16	Do-D31, DPo-DP3 Hold Time	3	-	ns
t17	EADS Set-up Time	9		ns
t18	EADS Hold Time	3	—	ns
t19	A4-A31 Set-up Time (Snoop)	6		ns
t20	A4-A31 Hold Time (Snoop)	_10	—	ns
t21	RESET, FLUSH Set-up Time	9	_	ns
t22	RESET, FLUSH Hold Time	3	—	ns
t23	RESET, FLUSH Pulse Width	80		ns
t24	BRDYO Valid		16	ns
t25	CKEN Valid		15	ns
t26	START Valid		16	ns
t27	Do-D31, DPo-DP3 Valid (Read Hit)		24	ns
<b>t</b> 28	WP Set-up Time	9		ns
t29	WP Hold Time	3	_	ns
<b>t</b> 30	BOFF Set-up Time	9	_	ns
t31	BOFF Hold Time	3	_	ns

# TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)<sup>(1)</sup>




#### NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2897 drw 05

## TIMING WAVEFORM OF A RESET OPERATION



# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)<sup>(1)</sup>

(NON-WRITE PROTECTED)




#### NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)<sup>(1)</sup>


(WRITE PROTECTED)



#### NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

## TIMING WAVEFORM OF A CACHE INVALIDATION<sup>(1)</sup>




#### NOTE:


1. If EADS and ADS are asserted simultaneously, ADS is ignored.

2897 drw 09

## TIMING WAVEFORM OF A BACKOFF OPERATION



# TIMING WAVEFORM OF A WRITE CYCLE<sup>(1, 2)</sup>




#### NOTES:


2897 drw 11

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2. For a write hit, data in the IDT7MB6098A is updated.

## PACKAGE DIMENSIONS





## **ORDERING INFORMATION**

