FEATURES

- ☐ 4K×4 CMOS Static RAM with 4-bit Tag Comparison Logic
- ☐ High Speed Address-to-MATCH 10 ns maximum
- ☐ Totem Pole (L7C180) or Open Drain (L7C181) MATCH Output
- High Speed Flash Clear
- □ Auto-Powerdown™ Design
- Low Power Operation
 Active: 225 mW typical at 25 ns
 Standby: 100 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT 6178, SSL4180, SSL4181, MK41H80, MCM4180
- Package Styles Available:
 22-pin Plastic DIP
 22-pin Sidebraze Hermetic DIP
 22-pin CerDIP
 24-pin SOJ

DESCRIPTION

The L7C180 and L7C181 are high performance, low power CMOS static RAMs optimized for use as the address tag comparator in high speed cache memory systems. The storage circuitry is organized as 4096 words by 4-bits per word and includes a 4-bit data comparator with MATCH output. The 4-bit data is input/output on shared I/O pins and comparison performed between 4-bit incoming data and accessed memory locations. Wide tag addresses are easily accommodated by paralleling devices and ANDing or Wire-ORing the MATCH outputs when working with L7C180's or L7C181's respectively. For either device, a low on the MATCH output indicates a data mismatch.

Also provided is a high speed CLEAR control which clears all memory locations to zero when activated. This


allows all address tag bits to be cleared when powering on or flushing the cache.

These devices are available in five speed grades with maximum address-to-MATCH times of 10 ns to 25 ns. Operation is from a single +5 V power supply with power consumption only 255 mW (typical) at 25 ns. Dissipation drops to 75 mW (typical) when the memory powers down.

Two power saving standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically whenever the inputs are stable for longer than the minimum access time. For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C180 and L7C181 consume only 15 µW (typical) at 3 V allowing effective battery backup operation.

The L7C180 and L7C181 provide fully asynchronous (unclocked) operation with matching access and cycle times. Memory locations are specified on address pins A0 through A11 with functions defined in the Truth Table on the next page. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C180 and L7C181 can withstand an injection current of up to 200 mA an any pin without damage.





DEVICES INCORPORATED

Memory Products

TA	UTH	TABLE	=		
WE	ŌĒ	CLR	MATCH	νo	FUNCTION
Х	Х	L	Н	High Z	Clear all bits to low
н	Н	н	L	Din	No MATCH
н	Н	н	н	Din	MATCH
н	L	н	н	DOUT	Memory Read
L	X	н	Н	DIN	Memory Write

X = Don't Care; L = ViL;	H = VIH
--------------------------	---------

Maximum Ratings Above which useful life may be impa	ired (Notes 1, 2)
Storage temperature	-65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with	
respect to ground	0.5 V to +7.0 V
Input signal with respect to ground .	
Signal applied to high	
impedance output	3.0 V to +7.0 V
Output current into low outputs	
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ VCC ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	$4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ Vcc ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ VCC ≤ 5.5 V

ELEC	TRICAL CHARACTERISTICS O	ver Operating Conditions			or has	
Symbo	ol Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	IOH = -4.0 mA, Vcc = 4.5 V (all except MATCH pin)	2.4			٧
	(Note 11)	IOH = -12.0 mA, VCC = 4.5 V (MATCH pin-L7C180)	2.4			V
V OL	Output Low Voltage	IOL = 8.0 mA (all except MATCH pin)			0.4	٧
	(Note 11)	IOL = 10.0 mA (all except MATCH pin)			0.5	٧
		IOL = 24.0 mA (MATCH pin)			0.4	٧
		IOL = 30.0 mA (MATCH pin)			0.5	٧
V IH	Input High Voltage		2.0		Vcc	٧
					+ 0.3	
VIL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Current	GND ≤ Vin ≤ Vcc	-10		+10	μΑ
loz	Output Leakage Current	GND ≤ Vout ≤ Vcc, OE = Vcc (except MATCH pin)	-10		+10	μΑ
los	Output Short Current	Vout = GND, Vcc = Max (Note 4)			-350	mA
ICC2	Vcc Current, TTL Inactive	(Notes 5, 7)		15	30	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		20	100	μА
ICC4	Vcc Current, Data Retention	Vcc = 3.0 V (Note 9)		5	50	μА
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	рF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF

	,				L7	C180/1	81-	
Symbol	Parameter	Test Condition	25	20	15	12	10	Unit
ICC1	Vcc Current, Active	(Notes 5, 6)	60	75	100	120	130	mA





DEVICES INCORPORATED

= Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

						L7	7C180	V181·	•				
		2	25		20		5		2	10			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	MATCH Cycle Time	25		20		15		12		10			
tavmv	Address Valid to MATCH Valid		22		20		15		12		10		
taxmx	Address Change to MATCH Change	3		3		3		3		3			
tohmv	Output Enable High to MATCH Valid		15		15		13		10		8		
tOLMH	Output Enable Low to MATCH High	3		3		3		3		3			
twhmv	Write Enable High to MATCH Valid		15		15		13		10		8		
twlmh	Write Enable Low to MATCH High	3		3		3		3		3			
tCLMH	CLEAR Low to MATCH High	0	20	0	15	0	12	0	10	0	8		
tovmv	Data Valid to MATCH Valid		15		15		13		10	[8		
tDXMX	Data Change to MATCH Change	0		0		0		0		0			
tCLCL	CLEAR Cycle Time (23)	55		45		35		30		25			
tCLCH	CLEAR Pulse Width (23)	15		15		12		12		10			
tclix	CLEAR Low to Inputs Don't Care (23)	0		0		0		0		0			
tCLQZ	CLEAR Low to Output High Z (18, 19)		15		15		10		10		8		
tCLIR	CLEAR Low to Inputs Recognized (23)		55		45		35		30		25		






LOGIC


= Memory Products


3/15/90

SWITCHING CHARACTERISTICS Over Operating Range (ns)

		L7C180/181-											
		25		20		15		12		10			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		15		12		10			L
tavov	Address Valid to Output Valid (13, 14)		25		20		15		12		10		
taxox	Address Change to Output Change	3		3		3		3		3			
toLQV	Output Enable Low to Output Valid		12		10		8		6		4		
toLQZ	Output Enable Low to Output Low Z (18, 19)	0		0	_	0		0		0			
tohoz	Output Enable High to Output High Z (18, 19)		10		8		8		5		4		
tPU	Input Change to Power Up (10, 17)	0		0		0		0		0			
tPD	Power Up to Power Down (10, 17)		25		20		20		20		18		
tCHVL	Control Input High to Data Retention (10)	0		0		0		0		0			










DEVICES INCORPORATED

Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

						L7	7C180)/181 ₋					
		25		20		15		12		10			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	20		20		15		12		10			
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		0			
tavew	Address Valid to End of Write Cycle	15		15		12		10		8			
tEWAX	End of Write Cycle to Address Change	0		0		0		0		0			
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		8			
tovew	Data Valid to End of Write Cycle	10		10		7		6		5			
tEWDX	End of Write Cycle to Data Change	0		0		0		0		0			
twhqz	Write Enable High to Output Low Z (18, 19)	0		0		0		0		0			
twLQZ	Write Enable Low to Output High Z (18, 19)		7		7		5		4		4		



NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 6. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously enabled for reading, i.e., $\overline{OE} \leq VIL$, \overline{WE} & $\overline{CLEAR} \geq VIH$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs ≥ VIH. The device is continuously disabled, i.e., WE, OE, & CLEAR ≥ VIH.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., \overline{WE} , \overline{OE} , and $\overline{CLEAR} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. WE, \overline{OE} , and \overline{CLEAR} must be \geq VCC -0.2 V. For all other inputs VIN \geq VCC -0.2 or VIN \leq 0.2 V is required to ensure full powerdown.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Figs. 1a, 1c, and 1d), and


- input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (WE high and OE low).
- 15. All address lines are valid tavov to toLov prior to the OE transition to low.
- 16. The internal write cycle of the memory is defined by WE low. The address and data setup and hold times should be referenced to WE falling and rising edges.
- 17. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of WE.
- b. Transition on any address line.
- c. Transition on any data line (WE active).
- d. Falling edge of CLEAR.


The device automatically powers down from ICC1 to ICC2 after tro has elapsed from any of the power up triggers. The exception is CLEAR where the device remains powered up for the duration of the Clear cycle. This means that power dissipation is dependent on only cycle rate, and not on Write Enable pulse width.


- 18. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 19. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This para-meter is sampled and not 100% tested.
- 20. All address timings are referenced from the last valid address line to the first transitioning address line.
- 21. WE must be high during address transitions.
- 22. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground


planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


23. The Clear cycle is edge-triggered on the falling edge of CLEAR. While the internal Clear cycle is in progress, all inputs, including multiple CLEAR pulses, are ignored. Inputs are recognized after tcle has elapsed from the falling edge of CLEAR. For proper operation, Vcc must be within its specified normal operating voltage prior to assertion of CLEAR.












LOGIC

Memory Products



_	_		
_	_		
	_	_	

DEVICES INCORPORATED

Memory Products

3/15/90