
# **OKI** semiconductor


# MSM16811

## 1.024 BIT SERIAL E2PROM

#### **FEATURES:**

- CMOS Floating Gate Technology
- Single +5-volt supply
- Eight pin plastic package
- 64 x 16 or 128 x 8 user selectable serial memory
- Compatible with NS9346
- Self timed programming cycle with Auto erase
- Word and chip erasable
- Operating Range 0°C to 70°C
- 10,000 erase/write cylces
- 10 year data retention





				INSTRUCTION	N SET			
. Start .		Address		Data		Comments		
Instruction	nstruction Bit Opco		128 x 8	64 x 16	128 x 8	64 x 16		
READ	1	1 0	A <sub>6</sub> -A <sub>0</sub>	A <sub>5</sub> -A <sub>0</sub>			Read Address A <sub>N</sub> -A <sub>0</sub>	
ERASE	1	1 1	A <sub>6</sub> -A <sub>0</sub>	A <sub>5</sub> -A <sub>0</sub>			ERASE Address AN-A	
WRITE	1	0 1	A <sub>6</sub> -A <sub>0</sub>	A <sub>5</sub> -A <sub>0</sub>	D7-D0	D <sub>15</sub> -D <sub>0</sub>	WRITE Address AN-A	
EWEN	1	0.0	11XXXXX	11XXXX			Program Enable	
EWDS	1	0 0	00XXXXX	00XXXX			Program Disable	
ERAL	1	0.0	10XXXXX	10XXXX			Erase All Addresses	
WRAL	1	0 0	01XXXXX	01XXXX	D7-D0	D <sub>15</sub> -D <sub>0</sub>	Program All Addresses	

**Power-On Data Protection Circuitry:** During power-up all modes of operation are inhibited until V<sub>CC</sub> has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when V<sub>CC</sub> has fallen below the voltage range of 2.8 to 3.5 volts.

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Value	Unit
Supply Voltage	Vcc		<b>−0.3 ~ 7</b>	٧
Input Voltage	V <sub>1</sub>	Ta = 25 °C	$-0.3 \sim V_{CC} + 0.3$	V
Output Voltage	V <sub>o</sub>		$-0.3 \sim V_{CC} + 0.3$	V
Storage Temperature TSTG			<b>−55 ~ + 150</b>	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

#### RECOMMENDED OPERATING RANGE


Parameter	Symbol	Range	Unit
Supply Voltage	Vcc	5 ± 10 %	V
Temperature Range	Та	0~70	°C
Data Hold Temperature	Та	0~70	°C

#### **DC CHARACTERISTICS**

(VCC = 4.5V to 5.5V, Ta =  $-0 \sim 70^{\circ}$ C, unless otherwise specified.)

Parameter	Symbol	Condition	MIN	MAX	Unit
Supply Voltage	Vcc		4.5	5.5	٧
	ICC1	V <sub>CC</sub> = 5.5 V CS = 1		3	mA
Power Supply Current	ICC2	V <sub>CC</sub> = 5.5 V CS = 0 DI = 0 or V <sub>CC</sub>		100	μА
"L" Input Voltage	VIL		-0.1	0.8	٧
"H" Input Voltage	VIH		2.0	V <sub>CC</sub> +1	٧
/// // O. to \	VOL	TTL IOL = 2.1 mA		0.4	٧
"L" Output Voltage		CMOS I <sub>OL</sub> = 100 μA		0.1	V
///// O	Voн	TTL I <sub>OH</sub> = -400 μA	2.4		٧
"H" Output Voltage		CMOS I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.5		٧
Input Leakage Current	ILI	V <sub>in</sub> = 5.5 V		10	μΑ
Output Leakage Current	lLO	V <sub>out</sub> = 5.5 V CS = 0		10	μΑ

Parameter	Description	Test Condition	Min	Тур	Max	Units
tcss	CS Setup Time		0.2			μς
<sup>t</sup> CSH	CS Hold Time		0			μs
<sup>t</sup> DIS	DI Setup Time		0.4			μs
<sup>t</sup> DIH	DI Hold Time		0.4			μs
tPD1	Output Delay to 1	CL = 100pF			2	μs
tPD0	Output Delay to 0	V <sub>OL</sub> = 0.8V, V <sub>OH</sub> = 2.0			2	μs
tHZ	Output Delay to HiZ	$V_{IL} = 0.45V, V_{IH} = 2.4$			0.4	μs
tEW	Erase / Write Pulse Width				10	ms
tCSMIN	Min CS Low Time		1			μs
<sup>t</sup> SKHI	Min SK High Time		1			μs
tSKLOW	Min SK Low Time		1			μs
tsv	Output Delay to Status Valid	C <sub>L</sub> = 100 pF			1	μs
SKMAX	Maximum Frequency		0		250	kHz



Synchronous Timings

#### **DEVICE OPERATION**


The MSM 16811 has 7 instructions that allow it to read, erase, or write. Each instruction consists of a start bit logical '1', an opcode field (2 bits or 4 bits) and an address field (6 or 7 bits).

The DO pin is a multiplexed pin. It is used as Data Out during the Read mode. It can also be used as a Ready Busy status indicator in programming mode. In all the other modes DO is tri-stated.

During power-up, all modes of operation are disabled and the device comes up in a program disabled state. An EWEN instruction has to be issued before starting to program.

At power-down, when  $V_{CC}$  falls below a level of approximately 3V, the data protection circuitry inhibits all modes of operation and an EWDS instruction is executed internally.


#### READ MODE



Organization	A <sub>N</sub>	D <sub>N</sub>
128 × 8	A <sub>6</sub>	D <sub>7</sub>
64 × 16	A <sub>5</sub>	D <sub>15</sub>


The READ instruction reads the contents of the addressed register. It outputs data serially on the DO pin. After the instruction is decoded, a dummy bit (logical "0") precedes the output data string.

#### ERASE/WRITE ENABLE AND DISABLE




After power-up and before starting any programming instruction the EWEN instruction has to be issued. Once it has been issued, it will remain active until an EWDS instruction takes place. The EWDS instruction is provided to avoid any accidental programming of the part. The READ instruction is independent from the EWEN and EWDS instructions.

#### **ERASE MODE**



After an ERASE instruction has been shifted in. CS is dropped low. This will set the beginning of the self timed erase sequence. If CS is then brought high (after observing t<sub>CS</sub> spec) the DO pin will act as a status indicator. It will remain low as long as the chip is programming. It will go high after all the bits of the addressed register have been set to a logical '1'.

#### WRITE MODE




After a WRITE instruction has been shifted in with the corresponding 8 bits or 16 bits of data, CS is dropped low. This will set the beginning of the self timed programming sequence. If CS is brought high during the programming time (after observing the t<sub>CS</sub> specification), the DO pin will act as a status indicator — it will remain low as long as the chip is programming. It will go high after all the bits of the addressed register have been set to their proper value. With the MSM16811 it is NOT neccessary to erase a memory location before the WRITE instruction.

Configuration	A <sub>N</sub>	DN
128 × 8	A <sub>6</sub>	D <sub>7</sub>
64 x 16	A <sub>5</sub>	D <sub>15</sub>


8

#### ERASE ALL



This instruction is provided to erase the whole chip. Besides its different opcode, the ERAL instruction is identical to the ERASE instruction.

### WRITE ALL



This instruction is provided to write simultaneously all the registers. All the registers must be erased before doing a WRAL operation. Besided its different opcode, the WRAL instruction is identical to the WRITE instruction.