

256K × 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trAC	tcAC	trC
KM416C256B/BL/BLL-5	50ns	15ns	90ns
KM416C256B/BL/BLL-6	60ns	15ns	110ns
KM416C256B/BL/BLL-7	70ns	20ns	130ns
KM416C256B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- 2  $\overline{\text{CAS}}$  Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- Self Refresh operation (LL-version)
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Triple +5.0V ± 10% power supply
- Refresh Cycle
  - 512 cycle/8ms (Normal)
  - 512 cycle/64ms (L-version)
  - 512 cycle/128ms (LL-version)
- Power Dissipation
  - Standby: 5.5mW (Normal)
  - 1.1mW (L-version)
  - 0.83mW (LL-version)
  - Active (50/60/70/80): 605/495/440/415mW
- JEDEC standard pinout
- Available in plastic SOJ and TSOP II

GENERAL DESCRIPTION


The Samsung KM416C256B/BL/BLL is a CMOS high speed 262,144 bit × 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM416C256B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.

The KM416C256B/BL/BLL is fabricated using Samsung's advanced CMOS process.




FUNCTIONAL BLOCK DIAGRAM




## PIN CONFIGURATION (Top Views)

• KM416C256BJ/BLJ/BLLJ




(SOJ)

• KM416C256BT/BLT/BLLT



(TSOP(II)-Forward Type)

• KM416C256BTR/BLTR/BLLTR



(TSOP(II)-Reverse Type)

Pin Name	Pin Function	Pin Name	Pin Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs	LCAS	Lower Column Address Strobe
DQ <sub>1-16</sub>	Data In/Out	$\bar{W}$	Read/Write Input
V <sub>SS</sub>	Ground	OE	Data Output Enable
$\bar{RAS}$	Row Address Strobe	V <sub>CC</sub>	Power (+ 5V)
UCAS	Upper Column Address Strobe	N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to + 7.0	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to + 7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to + 150	°C
Power Dissipation	P <sub>d</sub>	1	W
Short Circuit Output Current	I <sub>os</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> + 1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

4

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (R <sub>AS</sub> , UC <sub>AS</sub> or LC <sub>AS</sub> , Address Cycling @ trc=min.)	KM416C256B/BL/BLL-5		110	mA
	KM416C256B/BL/BLL-6	I <sub>CC1</sub>	90	mA
	KM416C256B/BL/BLL-7		80	mA
	KM416C256B/BL/BLL-8		75	mA
Standby Current (R <sub>AS</sub> =UC <sub>AS</sub> =LC <sub>AS</sub> =W=V <sub>IH</sub> )	I <sub>CC2</sub>	-	2	mA
R <sub>AS</sub> -Only Refresh Current* (UC <sub>AS</sub> =LC <sub>AS</sub> =V <sub>IH</sub> , R <sub>AS</sub> , Address Cycling @ trc=min.)	KM416C256B/BL/BLL-5		110	mA
	KM416C256B/BL/BLL-6	I <sub>CC3</sub>	90	mA
	KM416C256B/BL/BLL-7		80	mA
	KM416C256B/BL/BLL-8		75	mA
Fast Page Mode Current* (R <sub>AS</sub> =V <sub>IL</sub> , UC <sub>AS</sub> or LC <sub>AS</sub> , Address Cycling @ tPC=min.)	KM416C256B/BL/BLL-5		70	mA
	KM416C256B/BL/BLL-6	I <sub>CC4</sub>	60	mA
	KM416C256B/BL/BLL-7		55	mA
	KM416C256B/BL/BLL-8		50	mA
Standby Current (R <sub>AS</sub> =UC <sub>AS</sub> =LC <sub>AS</sub> =W=V <sub>CC</sub> -0.2V)	KM416C256B		1	mA
	KM416C256BL	I <sub>CC5</sub>	200	μA
	KM416C256BLL		150	μA
C <sub>AS</sub> -Before-R <sub>AS</sub> Refresh Current* (R <sub>AS</sub> , UC <sub>AS</sub> or LC <sub>AS</sub> Cycling @ trc=min.)	KM416C256B/BL/BLL-5		110	mA
	KM416C256B/BL/BLL-6	I <sub>CC6</sub>	90	mA
	KM416C256B/BL/BLL-7		80	mA
	KM416C256B/BL/BLL-8		75	mA

**DC AND OPERATING CHARACTERISTICS** (Continued)

Parameter	Symbol	Min	Max	Units
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage(V <sub>IL</sub> )=0.2V UCAS=LCAS=0.2V DIN=Don't Care, TRC=125μS TRAS=TRAS min. ~300ns	ICC7	-	300	μA
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A8=V <sub>CC</sub> -0.2V or 0.2V DQ1-DQ16=V <sub>CC</sub> -0.2V, 0.2V or Open	ICC8	-	200	μA
Input Leakage Current (Any input 0V ≤ V <sub>IN</sub> < V <sub>CC</sub> +0.5V, all other pins not under test=0 volts)	I <sub>I(L)</sub>	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> < V <sub>CC</sub> )	I <sub>O(L)</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)	V <sub>OL</sub>	-	0.4	V

\*NOTE: ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1 and ICC3, address can be changed maximum two times while RAS=V<sub>IL</sub>. In ICC4, address can be changed maximum once within one fast page cycle.

**CAPACITANCE** (T<sub>A</sub>=25°C, V<sub>CC</sub>=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A8)	C <sub>IN1</sub>	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	C <sub>IN2</sub>	-	7	pF
Output Capacitance (DQ1-DQ16)	C <sub>DQ</sub>	-	7	pF

**AC CHARACTERISTICS** (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>CC</sub>=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	-5(*)		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	TRC	90		110		130		150		ns	
Read-modify-write cycle time	TRWC	135		155		185		205		ns	
Access time from RAS	TRAC		50		60		70		80	ns	3,4,11
Access time from CAS	TCAC		15		15		20		20	ns	3,4,5
Access time from column address	TAA		25		30		35		40	ns	3,11
CAS to output in Low-Z	ICLZ	0		0		0		0		ns	3
Output buffer turn-off delay	TOFF	0	15	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	TRP	30		40		50		60		ns	
RAS pulse width	TRAS	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	TRSH	15		15		20		20		ns	
CAS hold time	TCSH	50		60		70		80		ns	
CAS pulse width	TCAS	15	10,000	15	10,000	20	10,000	20	10,000	ns	

(\*) 50ns Product: V<sub>CC</sub>=5V ± 5%, C<sub>out</sub>=50pF

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5(*)		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS to CAS delay time	tRCD	20	35	20	45	20	50	20	60	ns	
RAS to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	4
CAS to RAS precharge time	tCRP	5		5		5		5		ns	11
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to RAS	tAR	40		45		55		60		ns	
Column address to RAS lead time	tRAL	25		30		35		40		ns	6
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		0		ns	
Read command hold time referenced to RAS	tRRH	0		0		0		0		ns	9
Write command set-up time	tWCS	0		0		0		0		ns	9
Write command hold time	tWCH	10		10		10		10		ns	8
Write command hold time referenced to RAS	tWCR	40		45		50		55		ns	
Write command pulse width	tWP	10		10		10		10		ns	6
Write command to RAS lead time	trWL	15		15		15		20		ns	
Write command to CAS lead time	tcWL	15		15		15		20		ns	
Data-in set-up time	tDS	0		0		0		0		ns	
Data-in hold time	tDH	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tDHR	40		45		55		60		ns	10
Refresh period (Normal)	tREF		8		8		8		8	ms	6
Refresh period (L-version)	tREF		64		64		64		64	ms	
Refresh period (LL-version)	tREF		128		128		128		128	ms	
CAS to W delay time	tcWD	40		40		50		50		ns	
RAS to W delay time	trWD	75		85		95		105		ns	8
Column address to W delay time	tAWD	50		55		60		65		ns	8
CAS precharge to W delay time	tcPWD	55		60		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tCSR	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tCHR	10		10		10		10		ns	
RAS precharge to CAS hold time	trPC	5		5		5		5		ns	
CAS precharge time (C-B-F counter test cycle)	tcPT	20		20		25		30		ns	
Access time from CAS precharge	tcPA		30		35		40		45	ns	3
Fast page mode cycle time	tpc	35		40		45		50		ns	
Fast page mode read-modify-write cycle time	trMC	80		80		95		100		ns	
RAS pulse width (Fast Page Mode)	trASP	50	100K	60	100K	70	100K	80	100K	ns	

(\*) 50ns Product:VCC=5V ± 5%, Cout=50pF



**AC CHARACTERISTICS** (Continued)

Parameter	Symbol	-5(*)		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	trHCP	30		35		40		45		ns	
$\overline{CAS}$ precharge time (Fast Page Mode)	tCP	10		10		10		10		ns	
access time from $\overline{OE}$	tOEA		15		15		20		20	ns	
$\overline{OE}$ to data-in delay time	tOED	15		15		20		20		ns	
Output buffer turn off delay time from $\overline{OE}$	tOEZ	0	15	0	15	0	20	0	20	ns	
$\overline{OE}$ command hold time	tOEH	15		15		20		20		ns	
$\overline{RAS}$ pulse width ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ self refresh)	trASS	100		100		100		100		$\mu$ s	12
$\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ self refresh)	trPS	90		110		130		150		ns	12
$\overline{CAS}$ hold time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ self refresh)	tCHS	-50		-50		-50		-50		ns	12

(\*) 50ns Product:VCC=5V  $\pm$  5%, Cout=50pF


**KM416C256B Truth Table**

$\overline{RAS}$	$\overline{LCAS}$	$\overline{UCAS}$	$\overline{W}$	$\overline{OE}$	$DQ_1-DQ_8$	$DQ_9-DQ_{16}$	STATE
H	H	H	H	H	HI-Z	HI-Z	Standby
L	H	H	H	H	HI-Z	HI-Z	Refresh
L	L	H	H	L	DQ-OUT	HI-Z	Lower Byte Read
L	H	L	H	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	HI-Z	HI-Z	-


NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles before proper device operation is achieved.
2.  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(\text{min})}$  and  $V_{IL(\text{max})}$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{\text{RCD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}(\text{max})}$ .
6.  $t_{\text{AR}}$ ,  $t_{\text{WCR}}$ ,  $t_{\text{DHR}}$  are referenced to  $t_{\text{RAD}(\text{max})}$ .
7.  $t_{\text{OFF}(\text{max})}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
8.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}(\text{min})}$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}(\text{min})}$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}(\text{min})}$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}(\text{min})}$  then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-write cycles.
11. Operation within the  $t_{\text{RAD}(\text{max})}$  limit insures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RAD}(\text{max})}$  is specified as a reference point only. If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}(\text{max})}$  limit, then access time is controlled by  $t_{\text{AA}}$ .
12. 512 cycles of burst refresh must be executed within 8ms before and after self refresh, in order to meet refresh specification.
13.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$  are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
14.  $t_{\text{CP}}$  is specified from the last  $\overline{\text{CAS}}$  rising edge in the previous cycle to the first  $\overline{\text{CAS}}$  falling edge in the next cycle.
15.  $t_{\text{CWD}}$  is referenced to the later  $\overline{\text{CAS}}$  falling edge at word read-modify-write cycle.
16.  $t_{\text{CWL}}$  is specified from  $\overline{\text{W}}$  falling edge to the earlier  $\overline{\text{CAS}}$  rising edge.


4




17.  $t_{\text{CSR}}$  is referenced to earlier  $\overline{\text{CAS}}$  falling low before  $\overline{\text{RAS}}$  transition low.
18.  $t_{\text{CHR}}$  is referenced to the later  $\overline{\text{CAS}}$  rising high after  $\overline{\text{RAS}}$  transition low.



19.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{in}(1-8)$ , upper byte  $D_{in}(9-16)$ .




**TIMING DIAGRAMS**  
**WORD READ CYCLE**






**TIMING DIAGRAMS** (Continued)

**LOWER BYTE READ CYCLE**




**UPPER BYTE READ CYCLE**




4

TIMING DIAGRAMS (Continued)

WORD WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




4

**TIMING DIAGRAMS** (Continued)

**LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)**



**UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)**




 DON'T CARE






TIMING DIAGRAMS (Continued)

FAST PAGE MODE LOWER BYTE READ CYCLE



FAST PAGE MODE UPPER BYTE READ CYCLE



 DON'T CARE


4






TIMING DIAGRAMS (Continued)

FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE




TIMING DIAGRAMS (Continued)

FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



FAST PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE








TIMING DIAGRAMS (Continued)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



4

**PACKAGE DIMENSION**  
**40-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: inches (millimeters)



**40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II)**  
**(Forward and Reverse Type)**

