SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

- Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V
- Integrated Diode to V_{CC} Provides 5-V Input Down To 3.3-V Output Level Shift
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (r_{on})
 Characteristics (r_{on} = 3 Ω Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 5 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- V_{CC} Operating Range From 4.5 V to 5.5 V

- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

			_	
10E [1	\bigcup_{2}	4] v _{cc}
1B1 [2	2	3	2B5
1A1 [3	2	2	2A5
1A2[4	2	1	2A4
1B2 [5	20	o [2B4
1B3[6	19	9	2B3
1A3[7	18	В	2A3
1A4 [8	1	7	2A2
1B4 [9	10	6	2B2
1B5 [10	1	5 [2B1
1A5 [11	14	4	2A1
GND [12	1:	3	20E

description/ordering information

ORDERING INFORMATION

TA	PACKAGI	<u>=</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	COIC DW	Tube SN74CBTD3384CDW				
	SOIC - DW	Tape and reel	SN74CBTD3384CDWR	CBTD3384C		
	CCOD DD	Tube	SN74CBTD3384CDB	000040		
-40°C to 85°C	SSOP – DB	Tape and reel	SN74CBTD3384CDBR	CC384C		
-40 C to 65 C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBTD3384CDBQR	CBTD3384C		
	TOOOD DW	Tube	SN74CBTD3384CPW	222212		
	TSSOP - PW	Tape and reel	SN74CBTD3384CPWR	CC384C		
	TVSOP - DGV	Tape and reel	SN74CBTD3384CDGVR	CC384C		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

description/ordering information (continued)

The SN74CBTD3384C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r_{on}), allowing for minimal propagation delay. This device features an integrated diode in series with V_{CC} to provide level shifting for 5-V input down to 3.3-V output levels. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBTD3384C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBTD3384C is organized as two 5-bit bus switches with separate output-enable $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 5-bit bus switches or as one 10-bit bus switch. When \overline{OE} is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each 5-bit bus switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect


logic diagram (positive logic)





SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

simplified schematic, each FET switch (SW)



[†]EN is the internal enable signal applied to the switch.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Control input voltage range, VIN (see Notes 1 a		
Switch I/O voltage range, V _{I/O} (see Notes 1, 2,	, and 3)	0.5 V to 7 V
Control input clamp current, I _{IK} (V _{IN} < 0)		–50 mA
I/O port clamp current, $I_{I/OK}$ ($V_{I/O} < 0$)		–50 mA
ON-state switch current, I _{I/O} (see Note 4)		±128 mA
Continuous current through V _{CC} or GND termin	nals	±100 mA
Package thermal impedance, θ _{JA} (see Note 5)	: DB package	63°C/W
•	DBQ package	61°C/W
	DGV package	86°C/W
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, Teta		65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. V_I and V_O are used to denote specific conditions for $V_{I/O}$.
 - 4. I_I and I_O are used to denote specific conditions for $I_{I/O}$.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Notes 6 and 7)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	8.0	V
V _{I/O}	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

- NOTES: 6. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 - 7. In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.



SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT
VIK	Control inputs	V _{CC} = 4.5 V,	$I_{IN} = -18 \text{ mA}$				-1.8	V
VIKU	Data inputs	V _{CC} = 5 V,	$0 \text{ mA} > I_I \ge -50 \text{ mA},$ $V_{IN} = V_{CC} \text{ or GND},$	Switch OFF			-2	V
VOH		See Figures 4 and 5						
I _{IN}	Control inputs	V _{CC} = 5.5 V,	$V_{IN} = V_{CC}$ or GND				±1	μΑ
loz‡		V _{CC} = 5.5 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V _{IN} = V _{CC} or GND			±10	μА
l _{off}		$V_{CC} = 0$,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V _I = 0			10	μΑ
Icc		V _{CC} = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC}$ or GND,	Switch ON or OFF			1.5	mA
∆lcc§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
C _{in}	Control inputs	$V_{IN} = 3 \text{ V or } 0$				3.5		pF
C _{io(OFF)}		$V_{I/O} = 3 \text{ V or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND		5		pF
C _{io(ON)}		$V_{I/O} = 3 \text{ V or } 0,$	Switch ON,	V _{IN} = V _{CC} or GND		12.5		pF
			V 0	I _O = 64 mA		3	6	
$r_{on}\P$		V _{CC} = 4.5 V	V _I = 0	I _O = 30 mA		3	6	Ω
			V _I = 2.4 V,	$I_O = -15 \text{ mA}$		8	20	

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	VCC =	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	
t _{pd} #	A or B	B or A		0.15	ns
t _{en}	ŌĒ	A or B	1.5	4.8	ns
t _{dis}	ŌĒ	A or B	1.5	4.8	ns

[#] The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at the specified voltage level, rather than VCC or GND.

[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

undershoot characteristics (see Figures 1 and 2)

	PARAMETER		TEST CONDI	MIN	TYP	MAX	UNIT	
ſ	Voutu	$V_{CC} = 5.5 \text{ V},$	Switch OFF,	$V_{IN} = V_{CC}$ or GND	2	V _{OH} -0.3		V

 $[\]dagger$ All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.




Figure 1. Device Test Setup






Figure 2. Transient Input Voltage (V_I) and Output Voltage (V_{OUTU}) Waveforms (Switch OFF)

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION FOR LEVEL SHIFTER



TEST	VCC	S1	RL	٧ _I	CL	$v_{\!\scriptscriptstyle\Delta}$
tpd(s)	5 V \pm 0.5 V	Open	500 Ω	V _{CC} or GND	50 pF	
tPLZ/tPZL	5 V ± 0.5 V	7 V	500 Ω	GND	50 pF	0.3 V
t _{PHZ} /t _{PZH}	5 V ± 0.5 V	Open	500 Ω	vcc	50 pF	0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_{\Gamma} \leq$ 2.5 ns, $t_{\Gamma} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS



OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE




Figure 4. V_{OH} Values

TYPICAL CHARACTERISTICS (continued)




Figure 5. Data Output Voltage vs Data Input Voltage



www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74CBTD3384CDGVRE4	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
74CBTD3384CDGVRG4	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CDW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CDWRG4	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD3384C	Samples
SN74CBTD3384CPW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CPWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples
SN74CBTD3384CPWRE4	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC384C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTD3384CDBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CBTD3384CDBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74CBTD3384CDGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTD3384CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CDWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74CBTD3384CPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	Pins SPQ Length (mm)		Width (mm)	Height (mm)
SN74CBTD3384CDBQR	SSOP	DBQ	24	2500	356.0	356.0	35.0
SN74CBTD3384CDBR	SSOP	DB	24	2000	356.0	356.0	35.0
SN74CBTD3384CDGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74CBTD3384CDWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74CBTD3384CDWR	SOIC	DW	24	2000	364.0	361.0	36.0
SN74CBTD3384CDWRG4	SOIC	DW	24	2000	350.0	350.0	43.0
SN74CBTD3384CPWR	TSSOP	PW	24	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74CBTD3384CDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74CBTD3384CPW	PW	TSSOP	24	60	530	10.2	3600	3.5

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated