
## SN75C189, SN75C189A QUADRUPLE LOW-POWER LINE RECEIVERS

SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current . . . 420 μA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP



### description

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-µs duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000


### logic symbol†

#### ╜ **THRESHOLD** 1 CONT **ADJUST** 4 6 2 CONT 10 **3A** 3 CONT 13 12 4 CONT

### logic diagram (each receiver)



## schematic of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

| Supply voltage, V <sub>CC</sub> (see Note 1)           |                   | 7 V                                       |
|--|-------------------|---|
| Input voltage range, V <sub>1</sub>                    |                   |   |
| Output voltage range, VO                               |                   | $\dots$ -0.3 V to V <sub>CC</sub> + 0.3 V |
| Package thermal impedance, θ <sub>JA</sub> (see Note 2 | ): D package      | 86°C/W                                    |
|  | DB package        | 96°C/W                                    |
|  | N package         |   |
| Lead temperature 1,6 mm (1/16 inch) from cas           | se for 10 seconds | 260°C                                     |
| Storage temperature range, T <sub>stg</sub>            |                   | –65°C to 150°C                            |

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. The package thermal impedance is calculated in accordance with JESD 51.



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

## recommended operating conditions

|     |                                | MIN | NOM | MAX  | UNIT |
|-----|--------------------------------|-----|-----|------|------|
| Vcc | Supply voltage                 | 4.5 | 5   | 6    | V    |
| VI  | Input voltage (see Note 3)     | -25 |     | 25   | V    |
| IOH | High-level output current      |     |     | -3.2 | mA   |
| loL | Low-level output current       |     |     | 3.2  | mA   |
|     | Response-control current       |     |     | ±1   | mA   |
| TA  | Operating free-air temperature | 0   |     | 70   | °C   |

NOTE 3: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is a maximum, the typical value is a more negative voltage.

# electrical characteristics over recommended free-air temperature range, $V_{CC}$ = 5 V $\pm$ 10% (unless otherwise noted) (see Note 4)

|       | PARAMETER  |   | TEST COND  | MIN                      | TYP <sup>†</sup> | MAX  | UNIT |      |  |
|-------|--|---|--|--------------------------|------------------|------|------|------|--|
| \/    | Positive-going input threshold voltage   | 'C189   | Soo Figure 1   |                          | 1                |      | 1.5  | V    |  |
| VIT+  | Positive-going input threshold voltage   | 'C189A  | C189A See Figure 1   |                          |                  |      | 2.25 | V    |  |
| \/    | Negative-going input threshold voltage   | 'C189   | See Figure 1   |                          | 0.75             |      | 1.25 | V    |  |
| VIT-  | Negative-going input threshold voltage   | 'C189A  | See Figure 1   |                          | 0.75             | 1    | 1.25 | V    |  |
| \/,   | V <sub>hvs</sub> Input hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) |   | See Figure 1   |                          | 0.15             | 0.33 |      | V    |  |
| Vhys  | input hysteresis voltage (v  + - v  _)   | 'C189A  | See rigule r   | See Figure 1             |                  |      |      | V    |  |
| \/a   | Llink lavel autaut valtana   |   | $V_{CC} = 4.5 \text{ V to 6 V},$<br>$I_{OH} = -20 \mu\text{A}$ | $V_{I} = 0.75 V$ ,       | 3.5              |      |      | V    |  |
| VOH   | VOH High-level output voltage  |   | $V_{CC} = 4.5 \text{ V to 6 V},$<br>$I_{OH} = -3.2 \text{ mA}$ | V <sub>I</sub> = 0.75 V, | 2.5              |      |      | V    |  |
| VOL   | Low-level output voltage   | $V_{CC} = 4.5 \text{ V to 6 V},$<br>$I_{OL} = 3.2 \text{ mA}$ | V <sub>I</sub> = 3 V,  |                          |                  | 0.4  | >    |      |  |
| 1     | High lovel input current   |   | Soo Figure 2   | V <sub>I</sub> = 25 V    | 3.6              |      | 8.3  | mA   |  |
| I 'IH | I <sub>IH</sub> High-level input current   |   | See Figure 2 $V_1 = 3 \text{ V}$                               |                          | 0.43             |      | 1    | IIIA |  |
| 1     | Low-level input current  |   | See Figure 2   | V <sub>I</sub> = -25 V   | -3.6             |      | -8.3 | mA   |  |
| Ŭ 'IL | I <sub>IL</sub> Low-level input current  |   | See Figure 2   | V <sub>I</sub> = -3 V    | -0.43            |      | -1   | IIIA |  |
| los   | Short-circuit output current   | See Figure 3  |  |                          |                  | -35  | mA   |      |  |
| Icc   | Supply current   |   | V <sub>I</sub> = 5 V,<br>See Figure 2                          | No load,                 |                  | 420  | 700  | μА   |  |

<sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTE 4: All characteristics are measured with response-control terminal open.

# switching characteristics, $V_{CC}$ = 5 V $\pm 10\%$ , $T_A$ = 25°C


|                   | PARAMETER   | Т                           | EST CONDITIO      | MIN          | TYP | MAX | UNIT |    |
|-------------------|---|-----------------------------|-------------------|--------------|-----|-----|------|----|
| tPLH              | Propagation delay time, low- to high-level output |                             |                   |              |     |     | 6    | μs |
| tPHL              | Propagation delay time, high- to low-level output | ]                           |                   |              |     |     | 6    | μs |
| tTLH              | Transition time, low- to high-level output‡       | $R_L = 5 \text{ k}\Omega$ , | $C_{L} = 50 pF$ , | See Figure 4 |     |     | 500  | ns |
| tTHL              | Transition time, high- to low-level output‡       | ]                           |                   |              |     |     | 300  | ns |
| t <sub>w(N)</sub> | Duration of longest pulse rejected as noise§      | ]                           |                   |              | 1   |     | 6    | μs |

<sup>‡</sup> Measured between 10% and 90% points of output waveform



<sup>§</sup> The receiver ignores any positive- or negative-going pulse that is less than the minimum value of  $t_{W(N)}$  and accepts any positive- or negative-going pulse greater than the maximum of  $t_{W(N)}$ .

#### PARAMETER MEASUREMENT INFORMATION




NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 1.  $V_{T+}$ ,  $V_{IT-}$ ,  $V_{OH}$ ,  $V_{OL}$ 

NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


Figure 2. I<sub>IH</sub>, I<sub>IL</sub>, I<sub>CC</sub>



NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 3. Ios

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitances.

B. The pulse generator has the following characteristics: Z  $_{O}$  = 50  $\Omega,\,t_{W}$  = 25  $\mu s.$ 

Figure 4. Test Circuit and Voltage Waveforms

# SN75C189 INPUT THRESHOLD VOLTAGE (POSITIVE GOING) vs



SN75C189A INPUT THRESHOLD VOLTAGE (POSITIVE GOING)






Figure 6


# SN75C189 INPUT THRESHOLD VOLTAGE (NEGATIVE GOING) vs





#### SN75C189A INPUT THRESHOLD VOLTAGE (NEGATIVE GOING) vs


























# HIGH-LEVEL SHORT-CIRCUIT OUTPUT CURRENT




Figure 17

#### LOW-LEVEL SHORT-CIRCUIT OUTPUT CURRENT




Figure 18

# SUPPLY CURRENT vs




Figure 19

# PROPAGATION DELAY TIME,





Figure 20



# TRANSITION TIME, HIGH- TO LOW-LEVEL OUTPUT




Figure 23





24-Aug-2018

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| SN75C189AD       | ACTIVE | SOIC         | D       | 14   | 50   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C189A        | Samples |
| SN75C189ADBR     | ACTIVE | SSOP         | DB      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | CA189A         | Samples |
| SN75C189ADBRE4   | ACTIVE | SSOP         | DB      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | CA189A         | Samples |
| SN75C189ADR      | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C189A        | Samples |
| SN75C189AN       | ACTIVE | PDIP         | N       | 14   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN75C189AN     | Samples |
| SN75C189ANE4     | ACTIVE | PDIP         | N       | 14   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN75C189AN     | Samples |
| SN75C189ANSR     | ACTIVE | SO           | NS      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C189A        | Samples |
| SN75C189D        | ACTIVE | SOIC         | D       | 14   | 50   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN75C189       | Samples |
| SN75C189DR       | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN75C189       | Samples |
| SN75C189DRE4     | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN75C189       | Samples |
| SN75C189N        | ACTIVE | PDIP         | N       | 14   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN75C189N      | Samples |
| SN75C189NSR      | ACTIVE | SO           | NS      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C189         | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

24-Aug-2018

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75C189ADBR | SSOP            | DB                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 6.6        | 2.5        | 12.0       | 16.0      | Q1               |
| SN75C189ADR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN75C189ADR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN75C189ANSR | SO              | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |
| SN75C189DR   | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN75C189NSR  | SO              | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75C189ADBR | SSOP         | DB              | 14   | 2000 | 367.0       | 367.0      | 38.0        |
| SN75C189ADR  | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| SN75C189ADR  | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| SN75C189ANSR | SO           | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |
| SN75C189DR   | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| SN75C189NSR  | SO           | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |

## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.