

# **TMS320C2x**

# User's Guide

1990

**Digital Signal Processing Products** 

•

## TMS320C2x User's Guide

1604907-9721 revision B December 1990



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Texas Instruments products are not intended for use in life-support appliances, devices, or systems. Use of a TI product in such applications without the written consent of the appropriate TI officer is prohibited.

Copyright © 1990, Texas Instruments Incorporated

### Preface

\*\*\*

## **Read This First**

#### How to Use This Manual

The purpose of this user's guide is to serve as a reference book for the TMS320C2x digital signal processors. Chapters 2 through 6 provide specific information about the architecture and operation of the devices. Appendices A through D furnish electrical specifications and mechanical data.

This document contains the following chapters:

#### Chapter 1 Introduction

Description and key features of the TMS320C2x generation of digital signal processors.

#### Chapter 2 Pinouts and Signal Descriptions

Package drawings for TMS320C2x devices. Functional listings of the signals, their pin locations, and descriptions.

#### Chapter 3 Architecture

TMS320C2x design description, hardware components, and device operation. Functional block diagram and internal hardware summary table.

#### Chapter 4 Assembly Language Instructions Addressing modes and format descriptions. Instruction set summary listed according to function. Alphabetized individual instruction descriptions with examples.

Chapter 5 Software Applications

Software application examples for the use of various TMS320C2x instruction set features.

Chapter 6 Hardware Applications

Hardware design techniques and application examples for interfacing to memories, peripherals, or other microcomputers/microprocessors. XDS design considerations. System applications.

Eleven appendices are included to provide additional information.

#### Appendix A TMS320C2x Data Sheet

Electrical specifications, timing, and mechanical data for the TMS320C2x devices.

Appendix B	TMS320C26 Digital Signal Processor Data sheet information on the TMS320C26 digital signal processor.
Appendix C	TMS320C25-33 Digital Signal Processor Contains data sheet information on the TMS320C25-33 digital signal proces- sor.
Appendix D	SMJ320C2x Digital Signal Processors Contains data sheet information on the SMJ320C2x digital signal processors family.
Appendix E	TMS320C2x System Migration Information for upgrading a TMS320C1x to a TMS32020-based system and a TMS32020 to a TMS320C25-based system
Appendix F	Instruction Cycle Timings. Listings of the number of cycles for an instruction to execute in a given memory configuration on the TMS32020 and the TMS320C25
Appendix G	TMS320E25 EPROM Programming Programming hardware description and methodology.
Appendix H	Memories, Analog Converters, Sockets, and Crystals Listings of the TI memories, analog converters, and sockets available to sup- port the TMS320C2x devices in DSP applications. Crystal specifications and vendors.
Appendix I	<b>ROM Codes</b> Discussion of ROM codes (n ask options) and the procedure for implementa- tion.
Appendix J	<b>Quality and Reliability</b> Discussion of Texas Instruments quality and reliability criteria for evaluating performance.
Appendix K	<b>Development Support</b> Listings of the hardware and software available to support the TMS320C2x devices.

#### **Related Documentation**

**General Digital Signal Processing:** 

Antoniou, Andreas, *Digital Filters: Analysis and Design*. New York, NY: McGraw-Hill Company, Inc., 1979.

Brigham, E. Oran, *The Fast Fourier Transform.* Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.

Burrus, C.S. and Parks, T.W., *DFT/FFT and Convolution Algorithms*. New York, NY: John Wiley and Sons, Inc., 1984.

*Digital Signal Processing Applications with the TMS320 Family*, Texas Instruments, 1986; Prentice-Hall, Inc., 1987.

Gold, Bernard and Rader, C.M., *Digital Processing of Signals*. New York, NY: McGraw-Hill Company, Inc., 1969.

Hamming, R.W., Digital Filters. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*. New York, NY: IEEE Press, 1979.

Jackson, Leland B., *Digital Filters and Signal Processing*. Hingham, MA: Kluwer Academic Publishers, 1986.

Jones, D.L. and Parks, T.W., *A Digital Signal Processing Laboratory Using the TMS32010*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Lim, Jae and Oppenheim, Alan V. (Editors), *Advanced Topics in Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1988.

Morris, L. Robert, *Digital Signal Processing Software*. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V. and Schafer, R.W., *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Oppenheim, Alan V. and Willsky, A.N. with Young, I.T., *Signals and Systèms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.

Parks, T.W. and Burrus, C.S., *Digital Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

Rabiner, Lawrence R., Gold and Bernard, *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Treichler, J.R., Johnson, Jr., C.R. and Larimore, M.G., *A Practical Guide to Adaptive Filter Design*. New York, NY: John Wiley and Sons, Inc., 1987.

#### Speech:

Gray, A.H. and Markel, J.D., *Linear Prediction of Speech*. New York, NY: Springer-Verlag, 1976.

Jayant, N.S. and Noll, Peter, *Digital Coding of Waveforms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, *Practical Approaches to Speech Coding*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.

Rabiner, Lawrence R. and Schafer, R.W., *Digital Processing of Speech Sig*nals. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

#### Image Processing:

Andrews, H.C. and Hunt, B.R., *Digital Image Restoration*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Gonzales, Rafael C. and Wintz, Paul, *Digital Image Processing*. Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.

Pratt, William K., *Digital Image Processing*. New York, NY: John Wiley and Sons, 1978.

#### **Digital Control Theory:**

Jacquot, R., *Modern Digital Control Systems*. New York, NY: Marcel Dekker, Inc., 1981.

Katz, P., *Digital Control Using Microprocessors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.

Kuo, B.C., *Digital Control Systems*. New York, NY: Holt, Reinholt and Winston, Inc., 1980.

Moroney, P., Issues in the Implementation of Digital Feedback Compensators. Cambridge, MA: The MIT Press, 1983.

Phillips, C. and Nagle, H., *Digital Control System Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

#### Style and Symbol Conventions

This document uses the following conventions.

Program listings, program examples, interactive displays, filenames, and symbol names are shown in a special typeface similar to a typewriter's. Examples use a **bold version** of the special typeface for emphasis; interactive displays use a **bold version** of the special typeface to distinguish commands that you enter from items that the system displays (such as prompts, command output, error messages, etc.).

Here is a sample program listing:

0011	0005	0001	.field 1,	2
0012	0005	0003	.field 3,	4
0013	0005	0006	.field 6,	3
0014	0006		.even	

Here is an example of a system prompt and a command that you might enter:

C: csr -a /user/ti/simuboard/utilities

Read This First

In syntax descriptions, the instruction, command, or directive is in a **bold** typeface font and parameters are in an *italic typeface*. Portions of a syntax that are in **bold** should be entered as shown; portions of a syntax that are in *italics* describe the type of information that should be entered. Here is an example of a directive syntax:

.asect "section name", address

.asect is the directive. This directive has two parameters, indicated by *section name* and *address*. When you use .asect, the first parameter must be an actual section name, enclosed in double quotes; the second parameter must be an address.

□ Square brackets ([and]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you don't enter the brackets themselves. Here's an example of an instruction that has an optional parameter:

LALK 16-bit constant [, shift]

The LALK instruction has two parameters. The first parameter, *16-bit constant*, is required. The second parameter, *shift*, is optional. As this syntax shows, if you use the optional second parameter, you must precede it with a comma.

Square brackets are also used as part of the pathname specification for VMS pathnames; in this case, the brackets are actually part of the pathname (they are not optional).

Braces ( { and } ) indicate a list. The symbol | (read as *or*) separates items within the list. Here's an example of a list:

{ \* | \*+ | \*- }

This provides three choices: \*, \*+, or \*-.

Unless the list is enclosed in square brackets, you must choose one item from the list.


Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is:

.byte value<sub>1</sub> [, ... , value<sub>n</sub>]

This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters, separated by commas.

### Information about Cautions

This book may contain cautions. A **caution** describes a situation that could potentially damage your software or equipment.



The information in a caution is provided for your protection. Please read each caution carefully.

#### Trademarks

MS, and MS-DOS are trademarks of Microsoft Corp. VAX, VMS, and Ultrix are trademarks of Digital Equipment Corp. PCDOS is a trademark of International Business Machines Corp. Sun 3 is a trademark of Sun Microsystems, Inc. UNIX is a registered trademark of AT&T Bell Laboratories. XDS is a trademark of Texas Instruments Incorporated.

# Contents

1			
	1.1		al Description
	1.2	•	atures
	1.3	Typical	Applications 1-8
2	Pino	uts and s	Signal Descriptions 2-1
	2.1		2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2 2-2
	2.2	TMS32	20C2x Signal Descriptions 2-3
3	Arch	itecture	
	3.1	Archite	ctural Overview
	3.2	Functio	nal Block Diagram
	3.3		I Hardware Summary
	3.4		y Organization
		3.4.1	Data Memory
		3.4.2	Program Memory
		3.4.3	TMS320C2x Memory Maps 3-15
		3.4.4	TMS320C26 Memory Maps
		3.4.5	Memory-Mapped Registers 3-21
		3.4.6	Auxiliary Registers
		3.4.7	Memory Addressing Modes 3-24
		3.4.8	Memory-to-Memory Moves
	3.5	Central	Arithmetic Logic Unit (CALU)
		3.5.1	Scaling Shifter
		3.5.2	ALU and Accumulator
		3.5.3	Multiplier, T and P Registers
	3.6	System	0 Control
		3.6.1	Program Counter and Stack
		3.6.2	Pipeline Operation
		3.6.3	Reset
		3.6.4	Status Registers 3-49
		3.6.5	Timer Operation
		3.6.6	Repeat Counter
		3.6.7	Powerdown Modes (TMS320C25)
	3.7		al Memory and I/O Interface
		3.7.1	Memory Combinations

		3.7.2	Internal Clock Timing Relationships 3-56
		3.7.3	General-Purpose I/O Pins (BIO and XF) 3-56
	3.8	•	ots
		3.8.1	Interrupt Operation 3-59
		3.8.2	External Interrupt Interface
	3.9	Serial F	Port
		3.9.1	Transmit and Receive Operations 3-65
		3.9.2	Timing and Framing Control 3-67
		3.9.3	Burst-Mode Operation 3-68
		3.9.4	Continuous Operation Using Frame Sync Pulses (TMS320C25) 3-70
		3.9.5	Continuous Operation Without Frame Sync Pulses (TMS320C25) 3-71
		3.9.6	Initialization of Continuous Operation Without Frame Sync Pulses (TMS320C25)
	3.10	Multipro	bcessing and Direct Memory Access (DMA)
		3.10.1	
		3.10.2	Global Memory
		3.10.3	The Hold Function
	3.11	Genera	Il Description of the TMS320C26 3-84
4	A		
4		-	nguage Instructions         4-1           y Addressing Modes         4-2
	4.1		
		4.1.1	Direct Addressing Mode
		4.1.2	Indirect Addressing Mode
	4.0	4.1.3	Immediate Addressing Mode
	4.2		ion Set
		4.2.1	Symbols and Abbreviations 4-11
	4.0	4.2.2	Instruction Set Summary
	4.3	Individu	Jal Instruction Descriptions    4-18
5			plications
	5.1		sor Initialization
	5.2	•	m Control
		5.2.1	Subroutines 5-8
		5.2.2	Software Stack 5-10
		5.2.3	Timer Operation
		5.2.4	Single-Instruction Loops 5-13
		5.2.5	Computed GOTOs 5-14
	5.3	Interrup	ot Service Routine
		5.3.1	Context Switching 5-16
		5.3.2	Interrupt Priority
	5.4	Memor	y Management
		5.4.1	Block Moves 5-22
		5.4.2	Configuring On-Chip RAM 5-24
		5.4.3	Using On-Chip RAM for Program Execution 5-26

	5.5	Funda	mental Logical and Arithmetic Operations	5-31
		5.5.1	Status Register Effect on Data Processing	5-31
		5.5.2	Bit Manipulation	5-32
	5.6	Advand	ced Arithmetic Operations	5-34
		5.6.1	Overflow Management	5-34
		5.6.2	Scaling	5-34
		5.6.3	Moving Data	5-35
		5.6.4	Multiplication	5-37
		5.6.5	Division	5-42
		5.6.6	Floating-Point Arithmetic	5-44
		5.6.7	Indexed Addressing	5-47
		5.6.8	Extended-Precision Arithmetic	5-48
	5.7	Applica	ation-Oriented Operations	5-57
		5.7.1	Companding	5-57
		5.7.2	FIR/IIR Filtering	5-58
		5.7.3	Adaptive Filtering	5-60
		5.7.4	Fast Fourier Transforms (FFT)	5-63
		5.7.5	PID Control	5-71
_				
6			pplications	
	6.1	•	n Control Circuitry	
		6.1.1	Powerup Reset Circuit	
		6.1.2	Crystal Oscillator Circuit	
		6.1.3	User Target Design Considerations for the XDS	
	6.2		cing Memories	
		6.2.1	Interfacing PROMs	
		6.2.2	Wait-State Generator	
		6.2.3	Interfacing EPROMs	
		6.2.4	Interfacing Static RAMs	
		6.2.5	Interface Timing Analysis	
	6.3		Memory Access (DMA)	
	6.4		Memory	
	6.5	Interfac	cing Peripherals	
		6.5.1	Combo-Codec Interface	
		6.5.2	AIC Interface	
		6.5.3	Digital-to-Analog (D/A) Interface	6-42
		6.5.4	Analog-to-Digital (A/D) Interface	6-43
		6.5.5	I/O Ports	6-45
	6.6	System	Applications	6-48
		6.6.1	Echo Cancellation	6-48
		6.6.2	High-Speed Modem	6-48
		6.6.3	Voice Coding	6-49
		6.6.4	Graphics and Image Processing	6-49
		6.6.5	High-Speed Control	6-50

#### Contents

	6.6.6 Instrumentation and Numeric Processing
А	TMS320C2x Digital Signal Processors
в	TMS320C26 Digital Signal Processor
С	TMS320C25-33 Digital Signal Processor C-1
D	SMJ320C2x Digital Signal Processors D-1
E	TMS320C2x System Migration         E-1           E.1         TMS320C1x to TMS32020 System Migration         E-2           E.2         TMS32020 to TMS320C25 System Migration         E-4
F	Instruction Cycle Timings         F-1           F.1         TMS32020 Instruction Cycle Timings         F-2           F.2         TMS320C25 Instruction Cycle Timings         F-4
G	TMS320E25 EPROM ProgrammingG-1G.1Programming and VerificationG-2G.1.1ErasureG-5G.1.2FAST ProgrammingG-6G.1.3SNAP! Pulse ProgrammingG-6G.1.4Program VerifyG-6G.1.5Program InhibitG-9G.1.6ReadG-9G.1.7Output DisableG-9G.2EPROM Protection and VerificationG-10G.2.1EPROM ProtectionG-10G.2.2Protect VerifyG-12
н	Memories, Analog Converters, Sockets, and CrystalsH-1H.1Memories and Analog ConvertersH-2H.2TI SocketsH-3H.3CrystalsH-4
I	ROM CodesI-1
J	Quality and Reliability       J-1         J.1       Reliability Stress Tests       J-2
к	Development Support       K-1         K.1       Device and Development Support Tool Nomenclature         K-2

# Figures

11	TMS320 Device Evolution	. 1-3
2–1	TMS320C2x Pin Assignments	. 2-2
3–1	TMS320C2x Simplified Block Diagram	. 3-3
3–2	TMS320C2x Block Diagram	. 3-7
3–3	TMS320C26 Block Diagram	. 3-8
3–4	TMS320C2x On-Chip Data Memory	3-13
3–5	TMS320C26 On-Chip Data Memory	3-14
3–6	TMS320C2x Memory Maps	3-18
3–7	TMS320C26 Memory Maps	3-19
3–8	Indirect Auxiliary Register Addressing Example	3-22
39	Auxiliary Register File	3-23
3–10	Methods of Instruction Operand Addressing	3-25
3–11	Central Arithmetic Logic Unit (CALU), TMS320C2x	3-28
3–12	Central Arithmetic Logic Unit (CALU), TMS320C26	3-29
313	Examples of TMS320C25 Carry Bit Operation	3-31
3–14	Program Counter, Stack, and Related Hardware	3-35
3–15	Three-Level Pipeline Operation (TMS320C25)	3-38
3–16	Two-Level Pipeline Operation	3-38
3–17	TMS320C25 Standard Pipeline Operation	3-39
318	Pipeline Operation of ADD Followed by SACL	3-41
3–19	Pipeline Operation with Wait States	3-42
3–20	Pipeline with External Data Bus Conflict	3-43
3–21	Pipeline Operation of Branch to On-Chip RAM	3-44
3–22	Pipeline Operation of RET from On-Chip RAM	3-45
3–23	TMS320C2x Status Register Organization	3-49
3–24	TMS320C26 Status Register Organization	3-50
3–25	Timer Block Diagram	3-52
3–26	Four-Phase Clock	3-56
3–27	BIO Timing Diagram	3-57
3–28	External Flag Timing Diagram	3-58
3–29	Interrupt Mask Register (IMR)	3-59

3–30	Internal Interrupt Logic Diagram
3–31	Interrupt Timing Diagram (TMS320C25)
3–32	The DRR and DXR Registers
3–33	Serial Port Block Diagram
3–34	Serial Port Transmit Timing Diagram
335	Serial Port Receive Timing Diagram
3–36	Burst-Mode Serial Port Transmit Operation
3–37	Burst-Mode Serial Port Receive Operation 3-69
3–38	Byte-Mode DRR Operation (TMS320C25) 3-70
3–39	Serial Port Transmit Continuous Operation (FSM = 1)
340	Serial Port Receive Continuous Operation (FSM = 1)
3–41	Serial Port Transmit Continuous Operation (FSM = 0)
3–42	Serial Port Receive Continuous Operation (FSM = 0)
3–43	Continuous Transmit Operation Initialization
3–44	Continuous Receive Operation Initialization 3-75
3–45	Synchronization Timing Diagram (TMS32020) 3-77
3-46	Synchronization Timing Diagram (TMS320C25)
3–47	Global Memory Access Timing 3-79
3–48	TMS320C25 Hold Timing Diagram
4—1	Direct Addressing Block Diagram 4-3
4–2	Indirect Addressing Block Diagram 4-4
5–1	On-Chip RAM Configurations
5–2	MACD Operation
5–3	Execution Time vs. Number of Multiply-Accumulates (TMS32020) 5-39
54	Execution Time vs. Number of Multiply-Accumulates (TMS320C25) 5-40
5–5	Program Memory vs. Number of Multiply-Accumulates
5–6	An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs
57	An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs
6–1	Powerup Reset Circuit
62	Voltage on TMS320C25 Reset Pin 6-4
63	Crystal Oscillator Circuit
6–4	Magnitude of Impedance of Oscillator LC Network
6–5	Direct Interface of TBP38L165-35 to TMS320C25
6–6	Interface Timing of TBP38L165-35 to TMS320C25
6–7	Interface of TBP38L165-35 to TMS320C25 6-17
68	Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding)
6—9	One Wait-State Memory Access Timing 6-20
6–10	Wait-State Generator Design

Wait-State Generator Timing	6-22
Interface of WS57C65F-12 to TMS320C25	6-23
Interface Timing of WS57C65F-12 to TMS320C25	6-24
Interface of TMS27C64-20 to TMS320C25	6-25
Interface Timing of TMS27C64-20 to TMS320C25	6-26
Interface of CY7C169-25 to TMS320C25	6-28
Interface Timing of CY7C169-25 to TMS320C25	6-29
Direct Memory Access Using a Master-Slave Configuration	6-33
Direct Memory Access in a PC Environment	6-34
Global Memory Communication	6-36
Interface of TMS320C25 to TCM29C16 Codec	6-38
Interface of TLC32040 to TMS320C2x	6-41
Synchronous Timing of TLC32040 to TMS320C2x	6-41
Asynchronous Timing of TLC32040 to TMS320C2x	6-42
Interface of TLC7524 to TMS32020	6-42
Interface Timing of TLC7524 to TMS32020	6-43
Interface of TLC0820 to TMS32020	6-44
Interface Timing of TLC0820 to TMS32020	6-45
I/O Port Addressing	6-46
I/O Port Processor-to-Processor Communication	6-47
Echo Canceller	6-48
High-Speed Modem	6-49
Voice Coding System	6-49
Graphics System	6-50
Robot Axis Controller Subsystem	6-51
Instrumentation System	6-51
Serial Port System Migration	E-8
EPROM Programming Data Format	G-3
TMS320E25 EPROM Conversion to TMS27C64 EPROM Pinout	G-4
FAST Programming Flowchart	G-7
SNAP! Pulse Programming Flowchart	G-8
Programming Timing	G-9
EPROM Protection Flowchart	G-11
EPROM Protection Timing	G-12
Crystal Connection	H-4
TMS320 ROM Code Flowchart	. 1-2
TMS320 Device Nomenclature	K-3
TMS320 Development Tool Nomenclature	K-4
	Interface of WS57C65F-12 to TMS320C25 Interface Timing of WS57C65F-12 to TMS320C25 Interface of TMS27C64-20 to TMS320C25 Interface Timing of TMS27C64-20 to TMS320C25 Interface Timing of CY7C169-25 to TMS320C25 Direct Memory Access Using a Master-Slave Configuration Direct Memory Access Using a Master-Slave Configuration Direct Memory Access to TCM29C16 Codec Interface of TMS320C25 to TCM29C16 Codec Interface of TLC32040 to TMS320C2x Synchronous Timing of TLC32040 to TMS320C2x Asynchronous Timing of TLC32040 to TMS320C2x Interface of TLC7524 to TMS32020 Interface of TLC7524 to TMS32020 Interface of TLC7524 to TMS32020 Interface of TLC32040 to TMS32020 Interface of TLC32040 to TMS32020 Interface Timing of TLC32040 to TMS3200 Mode Modem Second Timing Of TLC32040 to TMS3200 Mode Flowchart Programming Timing EPROM Protection Timing Of TLC32040 Timing Of TLC3200 ROM Code Flowchart TMS320 ROM Code Flowchart TMS320 ROM Code Flowchart

# Tables

-----

1–1	TMS320C2x Processors Overview
12	Typical Applications of the TMS320 Family 1-8
21	TMS320C2x Signal Descriptions
3–1	TMS320C2x Internal Hardware
32	TMS320C25/26 Memory Blocks
3–3	Memory-Mapped Registers
3–4	PM Shift Modes
3–5	Instruction Pipeline Sequence
3–6	Status Register Field Definitions 3-50
3–7	Interrupt Locations and Priorities
38	Serial Port Bits, Pins, and Registers
39	Global Data Memory Configurations 3-79
4–1	Indirect Addressing Arithmetic Operations 4-6
4–2	Bit Fields for Indirect Addressing 4-7
4–3	Instruction Symbols
4–4	Instruction Set Summary 4-14
51	Program Space and Time Requirements for $\mu$ -/A-Law Companding
5-2	256-Tap Adaptive Filtering Memory Space and Time Requirements
53	Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT
54	FFT Memory Space and Time Requirements
6–1	Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25
6–2	Timing Parameters of TBP38L165-35 to TMS320C25 (Address Decoding) 6-19
6–3	Wait States Required for Memory/Peripheral Access
64	Timing Parameters of WS57C64F-12 Interface to TMS320C25
6–5	Timing Parameters of TMS27C64-20 Interface to TMS320C25
66	Timing Parameters of CY7C169-25 Interface to TMS320C25
F–1	TMS32020 Instructions by Cycle Class F-2
F–2	TMS32020 Instruction Cycle Timings F-3
F–3	TMS320C25 Instructions by Cycle Class F-4
F-4	Cycle Timings for Cycle Classes When Not in Repeat Mode


F–5	Cycle Timings for Cycle Classes When in Repeat Mode F-	7
G–1	TMS320E25 Programming Mode Levels G-	5
G–2	TMS320E25 EPROM Protect and Protect Verify Mode Levels	0
H–1	Commonly Used Crystal Frequencies H	4
J–1	Microprocessor and Microcontroller TestsJ-	5
J–2	TMS320C2x TransistorsJ-	5

# Examples

\*

5–1	Processor Initialization (TMS32020)
52	Processor Initialization (TMS320C25) 5-5
5–3	Processor Initialization (TMS320C26) 5-6
5–4	Subroutines
5–5	Software Stack Expansion 5-11
5–6	Clock Divider Using Timer (TMS32020) 5-12
5–7	Clock Divider Using Timer (TMS320C25) 5-13
58	Instruction Repeating 5-14
5–9	Computed GOTO 5-14
5–10	Context Save (TMS32020) 5-17
5-11	Context Restore (TMS32020) 5-18
5–12	Context Save (TMS320C25) 5-19
5–13	Context Restore (TMS320C25) 5-20
5–14	Interrupt Service Routine 5-21
5–15	Moving External Data to Internal Data Memory with BLKD
516	Moving Program Memory to Data Memory with BLKP
5–17	Moving Program Memory to Data Memory with TBLR
5–18	Moving Internal Data Memory to Program Memory with TBLW
5–19	Moving Data from I/O Space into Data Memory with IN
5–20	Moving Data from Data Memory to I/O Space with OUT
5–21	Configuring and Using On-Chip RAM 5-25
5–22	Program Execution from On-Chip Memory (TMS320C2x)
5–23	Program Execution from On-Chip Memory (TMS320C26)
5–24	Using BIT and BBZ 5-32
5–25	Using BITT and BBNZ 5-33
5–26	Using MACD for Moving Data 5-37
5–27	Multiply 5-37
5–28	Multiply-Accumulate Using the MAC Instruction (TMS32020)
5–29	Multiply-Accumulate Using the MAC Instruction (TMS320C25)
5–30	Multiply-Accumulate Using the LTA-MPY Instruction Pair

5–31	Using SQRA	5-42
5–32	Divide 33 by 5	5-43
5–33	Using SUBC for Integer Division	5-44
5–34	Using SUBC for Fractional Division	5-44
5–35	Using NORM for Floating-Point Multiply (TMS32020)	5-45
5–36	Using NORM for Floating-Point Multiply (TMS320C25)	5-46
5–37	Using LACT for Denormalization (TMS32020)	5-47
5–38	Using LACT for Denormalization (TMS320C25)	5-47
5–39	Row Times Column	5-48
540	64-Bit Addition (TMS32020)	5-49
5–41	64-Bit Addition (TMS320C25 and TMS320C26)	5-50
5–42	64-Bit Subtraction (TMS32020)	5-52
5–43	64-Bit Subtraction (TMS320C25)	5-52
5-44	32 × 32-Bit Multiplication (TMS32020)	5-53
5–45	32 × 32-Bit Multiplication (TMS320C25)	5-55
5–46	Implementing an IIR Filter	5-59
5-47	256-Tap Adaptive FIR Filter	5-61
5–48	Adaptive Filter Routine Concluded (TMS32020)	5-62
549	Adaptive Filter Routine Concluded (TMS320C25)	5-63
550	FFT Macros	5-67
551	An 8-Point DIT FFT	5-70
5–52	PID Control	5-72



### Chapter 1

## Introduction

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a high-speed controller with the numerical capability of an array processor, offering an inexpensive alternative to custom VLSI and multichip bit-slice processors for signal processing.

The TMS32010, the first digital signal processor in the TMS320 family, was introduced in 1982. Since that time, the TMS320 family has established itself as the industry standard for digital signal processing. The powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture make these high-performance, cost-effective processors ideal for many telecommunications, computer, commercial, industrial, and military applications.

Topics in this chapter include

#### Sections

		9-
1.1	General Description	1-2
	Key Features	
1.3	Typical Applications	1-8


Page


#### 1.1 General Description

The TMS320 family consists of five generations: TMS320C1x, TMS320C2x, TMS320C3x, TMS320C4x, and TMS320C5x (see Figure 1–1). The expansion includes enhancements of earlier generations and more powerful new generations of digital signal processors. Many features are common among these generations. Some specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

This document discusses the second-generation devices (TMS320C2x) within the TMS320 family:

- TMS32020, an NMOS 20-MHz digital signal processor capable of twice the performance of the TMS320C1x devices
- TMS320C25, a CMOS 40-MHz version of the TMS32020 with twice the performance of the TMS32020
- TMS320C25-33 a CMOS 33-MHz version of the TMS32025
- TMS320C25-50, a CMOS enhanced-speed (50-MHz) version of the TMS320C25
- TMS320C26, a version of the TMS320C25 (40-MHz) with expanded configurable program/data RAM
- TMS320E25, a version of the TMS320C25 (40-MHz) with on-chip ROM replaced by secure, on-chip EPROM





Generation

Plans for expansion of the TMS320 family include more spinoffs of the existing generations as well as more powerful future generations of digital signal processors.

The TMS320 family combines the high performance and specialized features necessary in digital signal processing (DSP) applications with an extensive program of development support, including hardware and software development tools, product documentation, textbooks, newsletters, DSP design workshops, and a variety of application reports. See Appendix I for a discussion of the wide range of development tools available.

The combination of the TMS320's Harvard-type architecture (separate program and data buses) and its special digital signal processing instruction set provide speed and flexibility to execute 12.8 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides the design engineer with power previously unavailable on a single chip.

The second generation of the TMS320 family includes six members: TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26

and TMS320E25. The architecture of these devices is based upon that of the TMS32010. Table 1–1 provides an overview of the TMS320C2x group of processors with comparisons of technology, memory, I/O, cycle timing, and package type.

Device	Tech	Memory On-chip Off-chip RAM ROM/ Prog Data EPROM		l Ser	/O Ports † Par	DMA	Cycle Time (ns)		ackag Type* PLCC			
TMS32020‡	NMOS	544	_	64K	64K	Yes	16 × 16	Yes	200	68		-
TMS320C25‡	CMOS	544	4K	64K	64K	Yes	16 × 16	Con	100	68	68	
TMS320C25-33	CMOS	544	4K	64K	64K	Yes	16 × 16	Con	120		68	
TMS320C25-50§	CMOS	544	4K	64K	64K	Yes	16 × 16	Con	80	-	68	-
TMS320C26	CMOS	1568	256	64K	64K	Yes	16 × 16	Con	100	-	68	—
TMS320E25§	CMOS	544	4K	64K	64K	Yes	16 × 16	Con	100	—		68

Table 1–1. TMS320C2x Processors Overview

†SER = serial; PAR = parallel; DMA = direct memory access; Con = concurrent DMA.

\$ Military version available; contact nearest TI Field Sales Office for availability.

\$Military version planned; contact nearest TI Field Sales Office for details.

\*PGA = 68-pin grid array; PLCC = plastic-leaded chip carrier; CER = surface mount ceramic-leaded chip carrier (CER-QUAD).

The **TMS32020**, processed in NMOS technology, is source-code upward compatible with the TMS32010 and, in many applications, is capable of two times the throughput of the TMS320C1x devices. It provides an enhanced instruction set (109 instructions), large on-chip data memory (544 words), large memory spaces, an on-chip serial port, and a hardware timer.

The **TMS320C25**, an enhanced version of the TMS32020, is processed in CMOS technology. The TMS320C25 is capable of executing 10 million instructions per second. It is pin-for-pin and object-code upward compatible with the TMS32020. The TMS320C25's enhanced features greatly increase the functionality of the device over the TMS32020. Enhancements include 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed addressing mode, and the low-power dissipation inherent to the CMOS process.

The **TMS320C25-33** is a 33-MHz version of the TMS320C25. It is capable of an instruction cycle of less than 120 ns. It is architecturally identical to the 40-MHz version of the TMS320C25 and is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320C25-50** is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of less than 80 ns. It is architecturally identical to the 40-MHz version of the TMS320C25 and is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320C26** is pin-for-pin and object-code compatible (except for RAM configuration instructions) with the TMS320C25. It is capable of an instruction

cycle time of 100 ns. The enhancement over the TMS320C25 consists of a larger, configurable, on-chip RAM divided into 4 blocks, for a total 1568-word program/data space.

The **TMS320E25** is identical to the TMS320C25, except that the on-chip 4Kword program ROM is replaced with a 4K-word on-chip program EPROM. Onchip EPROM allows realtime code development and modification for immediate evaluation of system performance.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

#### 1.2 Key Features

Key features of the TMS320C2x devices are listed below. Those that pertain to a particular device are followed by the device name within parentheses.

Instruction cycle timing:

80-ns (TMS320C25-50) 100-ns (TMS320C25, TMS320C26, and TMS320E25) 120-ns (TMS320C25-33) 200-ns (TMS32020)

- 544-word programmable on-chip data RAM
- □ 1568-word configurable program/data RAM (TMS320C26 only)
- ❑ 4K-word on-chip program ROM (TMS320C25, TMS302C25-33, and TMS320C25-50)
- Secure 4K-word on-chip program EPROM (TMS320E25)
- 128K-word total data/program memory space
- G 32-bit ALU/accumulator
- □ 16- ×16-bit parallel multiplier with a 32-bit product
- Single-cycle multiply/accumulate instructions
- Repeat instructions for efficient use of program space and enhanced execution
- Block moves for data/program management
- On-chip timer for control operations
- Up to eight auxiliary registers with dedicated arithmetic unit
- Up to eight-level hardware stack
- Sixteen input and sixteen output channels
- 16-bit parallel shifter
- Wait states for communication to slower off-chip memories/peripherals
- Serial port for direct codec interface
- Synchronization input for synchronous multiprocessor configurations
- Global data memory interface
- TMS320C1x source-code upward compatibility

- Concurrent DMA using an extended hold operation (except TMS32020)
- Instructions for adaptive filtering, FFT, and extended-precision arithmetic (except TMS32020)
- Bit-reversed indexed-addressing mode for radix-2 FFT (except TMS32020)
- On-chip clock generator
- □ Single 5-V supply
- Device packaging:

68-pin PGA (TMS32020 and TMS320C25) 68-lead PLCC (TMS320C25, TMS320C25-33 and TMS320C25-50) 68-lead CER-QUAD (TMS320E25)

Technology:

NMOS (TMS32020) CMOS (TMS320C25, TMS320C25-33, TMS320C25-50, and TMS320E25)

Commercial and military versions available

### **1.3 Typical Applications**

The TMS320 family's unique versatility and realtime performance offer flexible design approaches in a variety of applications. In addition, TMS320 devices can simultaneously provide the multiple functions often required in those complex applications. Table 1–2 lists typical TMS320 family applications.

Table 1–2. Typical Applications of the TMS320 Family

General-Purpose DSP	Graphics/Imaging	Instrumentation		
Digital Filtering Convolution Correlation Hilbert Transforms Fast Fourier Transforms Adaptive Filtering Windowing Waveform Generation	3-D Rotation Robot Vision Image Transmission/ Compression Pattern Recognition Image Enhancement Homomorphic Processing Workstations Animation/Digital Map	Spectrum Analysis Function Generation Pattern Matching Seismic Processing Transient Analysis Digital Filtering Phase-Locked Loops		
Voice/Speech	Control	Military		
Voice Mail Speech Vocoding Speech Recognition Speaker Verification Speech Enhancement Speech Synthesis Text-to-Speech	Disk Control Servo Control Robot Control Laser Printer Control Engine Control Motor Control	Secure Communications Radar Processing Sonar Processing Image Processing Navigation Missile Guidance Radio Frequency Modems		
Telecomm	unications	Automotive		
Echo Cancellation ADPCM Transcoders Digital PBXs Line Repeaters Channel Multiplexing 1200 to 19200-bps Modems Adaptive Equalizers DTMF Encoding/Decoding Data Encryption	FAX Cellular Telephones Speaker Phones Digital Speech Interpolation (DSI) X.25 Packet Switching Video Conferencing Spread Spectrum Communications	Engine Control Vibration Analysis Antiskid Brakes Adaptive Ride Control Global Positioning Navigation Voice Commands Digital Radio Cellular Telephones		
Consumer	Industrial	Medical		
Radar Detectors Power Tools Digital Audio/TV Music Synthesizer Toys and Games Solid-State Answering Machines	Robotics Numeric Control Security Access Power Line Monitors	Hearing Aids Patient Monitoring Ultrasound Equipment Diagnostic Tools Prosthetics Fetal Monitors		

Many of the TMS320C2x features, such as single-cycle multiply/accumulate instructions, 32-bit arithmetic unit, large auxiliary register file with a separate arithmetic unit, and large on-chip RAM and ROM make the device particularly applicable in digital signal processing systems. At the same time, general-purpose applications are greatly enhanced by the large address spaces, on-chip timer, serial port, multiple interrupt structure, provision for external wait states, and capability for multiprocessor interface and direct memory access.

The TMS320C2x has the flexibility to be configured to satisfy a wide range of system requirements. This allows the device to be applied in systems currently using costly bit-slice processors or custom ICs. These are examples of such system configurations:

- A standalone system using on-chip memory,
- Parallel multiprocessing systems with shared global data memory, or
- Host/peripheral coprocessing using interface control signals.

Introduction

### Chapter 2

## **Pinouts and Signal Descriptions**

The TMS320C2x (second-generation TMS320) digital signal processors are available in one or more of three package types. The TMS32020 and the 40-MHz TMS320C25 are available in a 68-pin grid array (PGA) package. The TMS320C25 (33-MHz and 50-MHz versions) and the TMS320C26 are available in a plastic 68-lead chip carrier (PLCC) package. The TMS320E25 is packaged in a ceramic surface mount 68-lead chip carrier (CER-QUAD) package. All TMS320 packages conform to JEDEC specifications.

Conversion sockets that accept PLCC and CER-QUAD packages and have a PGA footprint are commercially available. For more information, refer to Appendix F.

When using the XDS emulator, refer to subsection 6.1.3 for user target design considerations.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.


Topics in this chapter include

Sec	tion	Page
2.1	TMS320C2x Pinouts	. 2-2
22	TMS320C2x Signal Descriptions	. 2-3

#### 2.1 TMS320C2x Pinouts

Figure 2–1shows pinouts of the PGA, PLCC, and CER-QUAD packages for the TMS320C2x devices. Note that the pinout and external dimensions of PLCC and CER-QUAD are identical.

Figure 2–1. TMS320C2x Pin Assignments



Pinouts and Signal Descriptions

### 2.2 TMS320C2x Signal Descriptions

The signal descriptions for the TMS320C2x devices are provided in this section. Table 2–1 lists each signal, its pin location (PGA, PLCC, and CER-QUAD), function, and operating mode(s): that is, input, output, or high-impedance state as indicated by I, O, or Z. The signals in Table 2–1 are grouped according to function and alphabetized within that grouping.

Signal	Signal Pin I/O/Z‡ Description (PGA/PLCC†)						
Address/Data Buses							
A15 MSB A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A5 A4 A3 A2 A1 A0 LSB	L10/43 K9/42 L9/41 K8/40 L8/39 K7/38 L7/37 K6/36 K5/34 L5/33 K4/32 L4/31 K3/30 L3/29 K2/28 K1/26	O/Z	Parallel address bus A15 (MSB) through A0 (LSB). Multiplexed to address external data/program memory or I/O. Placed in high-impedance state in the hold mode.				
D15 MSB D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 LSB	B6/2 A5/3 B5/4 A4/5 B4/6 A3/7 B3/8 A2/9 B2/11 C1/12 C2/13 D1/14 D2/15 E1/16 E2/17 F1/ 18	I/O/Z	Parallel data bus D15 (MSB) through D0 (LSB). Multiplexed to transfer data between the TMS320C2x and external data/pro- gram memory or I/O devices. <u>Placed in the high-impedance state</u> when not outputting or when <del>RS</del> or <del>HOLD</del> is asserted.				
	Interface Control Signals						
DS PS IS	K10/45 J10/47 J11/46	O/Z	Data, program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed in high-impedance state in the hold mode.				
READY	B8/66	I	Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device is not ready (READY = 0), the TMS320C2x waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a $\overrightarrow{BR}$ (bus request) signal.				

Table 2–1. TMS320C2x Signal Descriptions

† Pin numbers apply to CER-QUAD as well as to PLCC.

‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC†)	I/O/Z‡	Description			
Interface Control Signals (Continued)						
R/W	H11/48	O/Z	Read/write signal. Indicates transfer direction when communicat- ing to an external device. Normally in read mode (high), unless low level asserted for performing a write operation. Placed in high-im- pedance state in the hold mode.			
STRB	H10/49	O/Z	Strobe signal. Always high unless asserted low to indicate an ex- ternal bus cycle. Placed in high-impedance state in the hold mode.			
	- <b>k</b>	Multipr	ocessing Signals			
BR	G11/50	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory space. READY is asserted to the device when the bus is available and the global data memory is available for the bus transaction.			
HOLD	A7/67	I	Hold input. When this signal is asserted, the TMS320C2x places the data, address, and control lines in the high-impedance state.			
HOLDA	E10/55	0	Hold acknowledge signal. Indicates that the TMS320C2x has gone into the hold mode and that an external processor may access the local external memory of the TMS320C2x.			
SYNC	F2/19	I	Synchronization input. Allows clock synchronization of two or more TMS320C2xs. SYNC is an active-low signal and must be asserted on the rising edge of CLKIN.			
		Interrupt and	Miscellaneous Signals			
BIO	B7/68	I	Branch control input. Polled by BIOZ instruction. If $\overline{\text{BIO}}$ is low, the TMS320C2x executes a branch. This signal must be active during the BIOZ instruction fetch.			
IACK	B11/60	0	Interrupt acknowledge signal. Output is valid only while CLKOUT1 is low. Indicates receipt of an interrupt and that the pro- gram is branching to the interrupt-vector location designated by A15–A0.			
INT2 INT1 INT0	H1/22 G2/21 G1/20	I	External user interrupt inputs. Prioritized and maskable by the in- terrupt mask register and the interrupt mode bit.			
MP/MC	A6/1	1	Microprocessor/microcomputer mode select pin for the TMS320C25. When asserted low (microcomputer mode), the pin causes the internal ROM to be mapped into the lower 4K words of the program memory map. In the microprocessor mode, the lower 4K words of program memory are external. On the TMS32020, MP/MC must be connected to V <sub>CC</sub> .			

#### TMS320C2x Signal Descriptions (Continued) Table 2–1.

† Pin numbers apply to CER-QUAD as well as to PLCC.
 ‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC†)	I/O/Z‡	Description
	Inter	rupt and Misce	Ilaneous Signals (Continued)
MSC	C10/59	0	Microstate complete signal. Asserted low and valid only during CLKOUT1 low when the TMS320C2x has just completed a memory operation, such as an instruction fetch or a data memory read/write. MSC can be used to generate a one wait-state READY signal for slow memory.
RS	A8/65	I	Reset input. Causes the TMS320C2x to terminate execution and forces the program counter to zero. When RS is brought to a high level, execution begins at location zero of program memory. RS affects various registers and status bits.
XF	D11/56	0	External flag output (latched software-programmable signal). Used for signaling other processors in multiprocessor configura- tions or as a general-purpose output pin.
······································		Supply/	Oscillator Signals
CLKOUT1	C11/58	0	Master clock output signal (CLKIN frequency/4). CLKOUT1 rises at the beginning of quarter-phase 3 (Q3) and falls at the beginning of quarter-phase 1 (Q1). See Appendix C for device phase defini- tions.
CLKOUT2	D10/57	0	A second clock output signal. CLKOUT2 rises at the beginning of quarter-phase 2 (Q2) and falls at the beginning of quarter-phase 4 (Q4). See Appendix C for device phase definitions.
Vcc	A10/61 B10/62 H2/23 L6/35	1	Four 5-V supply pins, tied together externally. On the TMS32020, pin A6 is also a supply pin.
V <sub>SS</sub>	B1/10 K11/44 L2/27	I	Three ground pins, tied together externally.
X1	G10/51	0	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left unconnected.
X2/CLKIN	F11/52	l	Input pin to the internal oscillator from the crystal. If crystal is not used, a clock may be input to the device on this pin

Table 21.	TMS320C2x Signal Descriptions (Continued)
	······································

† Pin numbers apply to CER-QUAD as well as to PLCC. ‡ Input/Output/High-impedance state.

Signal	Pin (PGA/PLCC†)	I/O/Z‡	Description
· · · · · · · · · · · · · · · · · · ·		Seria	al Port Signals
CLKR	B9/64	1	Receive clock input. External clock signal for clocking data from the DR (data receive) pin into the RSR (serial port receive shift register). Must be present during serial port transfers.
CLKX	A9/63	 	Transmit clock input. External clock signal for clocking data from the XSR (serial port transmit shift register) to the DX (data trans- mit) pin. Must be present during serial port transfers.
DR	J1/24		Serial data receive input. Serial data is received in the RSR (serial port receive shift register) via the DR pin.
DX	E11/54	O/Z	Serial data transmit output. Serial data transmitted from the XSR (serial port transmit shift register) via the DX pin. Placed in high- impedance state when not transmitting.
FSR	J2/25		Frame synchronization pulse for receive input. The falling edge of the FSR pulse initiates the data-receive process, beginning the clocking of the RSR.
FSX	F10/53	1/0	Frame synchronization pulse for transmit input/output. The falling edge of the FSX pulse initiates the data- transmit process, begin- ning the clocking of the XSR. Following reset, the default operat- ing condition of FSX is as an input. This pin may be selected by software to be an output when the TXM bit in the status register is set to 1.

Table 2–1.	TMS320C2x Signal Descriptions (Continued)

† Pin numbers apply to CER-QUAD as well as to PLCC. ‡ Input/Output/High-impedance state.

## Chapter 3

# Architecture

The architectural design of the TMS320C2x emphasizes overall system speed, communication, and flexibility in processor configuration. Control signals and instructions provide block memory transfers, communication to slower off-chip devices, and multiprocessing implementations. Single-cycle multiply/accumulate instructions, two large on-chip RAM Blocks, eight auxiliary registers with a dedicated arithmetic unit, a serial port, a hardware timer, and a faster I/O for data-intensive signal processing are features that increase throughput for DSP applications.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include:

lion	Page
Architectural Overview	3-2
Functional Block Diagram	3-6
Internal Hardware Summary	3-9
Memory Organization	3-12
Central Arithmetic Logic Unit (CALU)	3-27
System Control	3-35
External Memory and I/O Interface	3-54
Interrupts	3-59
Serial Port	3-63
General Description of the TMS320C26	3-84
	Architectural Overview Functional Block Diagram Internal Hardware Summary Memory Organization Central Arithmetic Logic Unit (CALU) System Control External Memory and I/O Interface Interrupts Serial Port Multiprocessing and Direct Memory Access (DMA) General Description of the TMS320C26

## 3.1 Architectural Overview


Harvard Architecture. The TMS320C2x high-performance digital signal processors, like the TMS320C1x devices, implement a Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures, program and data, for full-speed execution. Instructions are included to provide data transfers between the two spaces. Externally, the program and data memory can be multiplexed over the same bus so as to maximize the address range for both spaces while minimizing the pin count of the device.

**On-Chip Memory.** The TMS320C25 provides increased flexibility in system design by two large on-chip data RAM blocks (a total of 544 16-bit words), one of which is configurable either as program or data memory (see Figure 3–1). The TMS320C26 provides three large on-chip RAM blocks, configurable either as separate program and data spaces or as three continguous data blocks, to provide increased flexibility in system design. An off-chip 64K-word directly addressable data memory address space is included to facilitate implementations of DSP algorithms.

The large on-chip 4K-word masked ROM on the TMS320C25 can be used to cost-reduce systems, thus providing for a true single-chip DSP solution (see Figure 3–1). Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs may also be downloaded from slow external memory to on-chip RAM for full-speed operation.

The 4K-word on-chip EPROM on the TMS320E25 allows realtime code development and modification for immediate evaluation of system performance. Instructions can be executed from the EPROM at full speed. The EPROM is equipped with a security mechanism allowing you to protect proprietary information. A programming adapter socket is available from Texas Instruments that provides 68- to 28-pin conversion for programming with standard PROM programmers. Refer to Appendix G for details.

Figure 3–1. TMS320C2x Simplified Block Diagram



Arithmetic Logic Unit. The TMS320C2x performs 2s-complement arithmetic using the 32-bit ALU and accumulator. The ALU is a general-purpose arithmetic unit that operates using 16-bit words taken from data RAM or derived from immediate instructions or using the 32-bit result of the multiplier's product register. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller. The accumulator stores the output from the ALU and is the second input to the ALU. The accumulator is 32 bits in length and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the high- and low-order accumulator words in memory.

**Multiplier.** The multiplier performs a  $16 \times 16$ -bit 2s-complement multiplication with a 32-bit result in a single instruction cycle. The multiplier consists of three elements: the T register, P register, and multiplier array. The 16-bit T register temporarily stores the multiplicand; the P register stores the 32-bit product. Multiplier values come from data memory, from program memory when using the MAC/MACD instructions, or immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the device to perform efficiently the fundamental DSP operations such as convolution, correlation, and filtering.

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a leftshift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the state of the sign-extension mode bit of status register ST1. Additional shift capabilities enable the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention.

**Memory Interface.** The TMS320C2x local memory interface consists of a 16-bit parallel data bus (D15–D0), a 16-bit address bus (A15–A0), three pins for data/program memory or I/O space select ( $\overline{DS}$ ,  $\overline{PS}$ , and  $\overline{IS}$ ), and various system control signals. The R/W signal controls the direction of a data transfer, and the  $\overline{STRB}$  signal provides a timing signal to control the transfer. When using on-chip program RAM, ROM/EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. The use of a READY signal allows wait-state generation for communicating with slower off-chip memories.

Up to eight levels of hardware stack are provided for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the device's complete context. PUSH and POP instructions permit a level of nesting restricted only by the amount of available RAM. The interrupts used in these devices are maskable.

All control operations are supported on the TMS320C2x by an on-chip memory-mapped 16-bit timer, a repeat counter, three external maskable user interrupts, and internal interrupts generated by serial port operations or by the timer. A built-in mechanism protects from instructions that are repeated or become multicycle due to the READY signal and from holds and interrupts.

Serial Port. An on-chip full-duplex serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The two serial port memory-mapped registers (the data transmit/receive registers) may be operated in either an 8-bit byte or 16-bit word mode. Each register has an external clock input, a framing synchronization input, and associated shift registers.

Serial communication can be used between processors in multiprocessing applications. The TMS320C2x has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. The 8-bit memory-mapped global memory allocation register (GREG) specifies up to 32K words of the TMS320C2x data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

**Direct Memory Access.** The TMS320C2x supports direct memory access (DMA) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x external

memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in the high-impedance state. Signaling between the external processor and the TMS320C2x can be performed using interrupts. On the TMS320C25, two modes are available: a TMS32020-like mode in which execution is suspended during assertion of HOLD, and a concurrent DMA mode in which the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.


#### 3.2 **Functional Block Diagram**


The functional block diagram shown in Figure 3–2 and Figure 3–3 outlines the principal blocks and data paths within the TMS320C2x processors. Further details of the functional blocks are provided in the succeeding sections. Refer to Section 3.3, Internal Hardware Summary, for definitions of the symbols used in Figure 3–2. The block diagram also shows all of the TMS320C2x interface pins. Note that the shaded areas on the block diagram indicate enhancements provided on the TMS320C25. Figure 3-3 shows the block diagram of the TMS320C26.

The TMS320C2x architecture is built around two major buses: the program bus and the data bus. The program bus carries the instruction code and immediate operands from program memory. The data bus interconnects various elements, such as the central arithmetic logic unit (CALU) and the auxiliary register file, to the data RAM. Together, the program and data buses can carry data from on-chip data RAM and internal or external program memory to the multiplier in a single cycle for multiply/accumulate operations.


The TMS320C2x has a high degree of parallelism; for example, while the data is being operated upon by the CALU, arithmetic operations may also be implemented in the auxiliary register arithmetic unit (ARAU). Such parallelism results in a powerful set of arithmetic, logic, and bit-manipulation operations that may all be performed in a single machine cycle.


LEGEN	D:				
ACCH	= Accumulator high	IFR	= Interrupt flag register	PC	= Program Counter
ACCL	= Accumulator low	1MR	= Interrupt mask register	PFC	= Prefetch counter
ALU	= Arithmetic logic unit	IR	= Instruction register	RPTC	= Repeat instruction counter
ARAU	= Auxiliary register arithmetic unit	MCS	= Microcall stack	GREG	= Global memory allocation register
ARB	= Auxiliary register pointer buffer	QIR	= Queue instruction register	RSR	= Serial port receive shift register
ARP	= Auxiliary register pointer	PR	= Product register	XSR	= Serial port transmit shift register
DP	= Data memory page pointer	PRD	= Period register for timer	AR0-AR	= Auxiliary registers
DRR	<ul> <li>Serial port data receive register</li> </ul>	TIM	= Timer	ST0.ST	= Status registers
DXR	= Serial port data transmit register	TR	=Temporary register	С	= Carry bit





<sup>&</sup>lt;sup>†</sup> Shifters on TMS32020 (0, 1, 4). NOTE: Lighter shaded areas are for TMS320C25 and TMS320E25. Darker shaded areas indicate a bus.





## 3.3 Internal Hardware Summary

The TMS320C2x internal hardware implements functions that other processors typically perform in software or microcode. For example, the device contains hardware for single-cycle  $16 \times 16$ -bit multiplication, data shifting, and address manipulation. This hardware-intensive approach provides computing power previously unavailable on a single chip.

Table 3–1 presents a summary of the TMS320C2x internal hardware. This summary table, which includes the internal processing elements, registers, and buses, is alphabetized within each functional grouping. All of the symbols used in this table correspond to the symbols used in the block diagram of Section 3.2, the succeeding block diagrams in this section, and the text throughout this document.

Table 3–1. TMS320C2x Internal Hardware

Unit	Symbol	Function
Accumulator	ACC (31–0) ACCH (31–16) ACCL (15–0)	A 32-bit accumulator split in two halves: ACCH (accumulator high) and ACCL (accumulator low). Used for storage of ALU output.
Arithmetic Logic Unit	ALU	A 32-bit twos-complement arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator.
Auxiliary Register Arithmetic Unit	ARAU	A 16-bit unsigned arithmetic unit used to perform operations on auxiliary register data.
Auxiliary Register File	AR0AR7 (150)	A register file containing five or eight 16-bit auxiliary registers (AR0–AR7), used for addressing data memory, temporary storage, or integer arithmetic processing through the ARAU.
Auxiliary Register File Bus	AFB(150)	A 16-bit bus that carries data from the AR pointed to by the ARP.
Auxiliary Register Pointer	ARP(20)	A 3-bit register used to select one of five or eight auxiliary registers.
Auxiliary Register Pointer Buffer	ARB(2–0)	A 3-bit register used to buffer the ARP. Each time the ARP is loaded, the old value is written to the ARB, except during an LST (load status register) instruction. When the ARB is loaded with an LST1, the same value is also copied into ARP.
Central Arithmetic Logic Unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifter.
Data Bus	D(15–0)	A 16-bit bus used to route data.
Data Memory Address Bus	DAB(15-0)	A 16-bit bus that carries the data memory address.
Data Memory Page Pointer	DP(8–0)	A 9-bit register pointing to the address of the current page. Data pages are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved).
Direct Data Memory Address Bus	DRB(15–0)	A 16-bit bus that carries the direct address for the data memory, which is the concatenation of the DP register with the seven LSBs of the in- struction.
Global Memory Allocation Register	GREG(70)	An 8-bit memory-mapped register for allocating the size of the global memory space.

† Specific to TMS320C25, TMS320E25 and TMS320C26.

Table 3–1.	TMS320C2x Internal Hardware (Continued)
------------	---

Unit	Symbol	Function
Instruction Register	IR(15–0)	A 16-bit register used to store the currently executing instruction.
Interrupt Flag Register	IFR(5–0)	A 6-bit flag register used to latch the active-low external user interrupts $\overline{INT}(2-0)$ , the internal interrupts XINT/RINT (serial port transmit/receive), and TINT (timer) interrupts. The IFR is not accessible through software.
Interrupt Mask Register	IMR(5-0)	A 6-bit memory-mapped register used to mask interrupts.
Microcall Stack <sup>†</sup>	MCS (15–0)	A single-word stack that temporarily stores the contents of the PFC while the PFC is being used to address data memory with the block move (BLKD/BLKP), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) and table read/write (TBLR/TBLW) instruction
Multiplier	MULT	A 16 × 16-bit parallel multiplier.
Period Register	PRD (15–0)	A 16-bit memory-mapped register used to reload the timer.
Prefetch Counter <sup>†</sup>	PFC (15–0)	A 16-bit counter used to prefetch program instructions. The PFC con- tains the address of the instruction currently being prefetched. It is up- dated when a new prefetch is initiated. The PFC is also used to address program memory when using the block move (BLKP), multiply-accumu- late (MAC/MACD), and table read/write (TBLR/TBLW) instructions and to address data memory when using the block move (BLKD) instruction.
Product Register	PR(31–0)	A 32-bit product register used to hold the multiplier product. The PR on the TMS320C25 can also be accessed as the most or least significant words using the SPH/SPL (store P register high/low) instructions.
Program Bus	P(15–0)	A 16-bit bus used to route instructions (and data for the MAC and MACD instructions).
Program Counter	PC (15–0)	A 16-bit program counter used to address program memory. The PC al- ways contains the address of the next instruction to be executed. The PC contents are updated following each instruction decode operation. On the TMS32020, the operations of the TMS320C25 prefetch counter are performed by the program counter.
Program Memory Address Bus	PAB(15-0)	A 16-bit bus that carries the program memory address.
Queue Instruction Register <sup>†</sup>	QIR(15–0)	A 16-bit register used to store prefetched instructions.
Random Access Memory (data or program)	RAM (B0)	A RAM block with 256 $\times$ 16 locations configured as either data or program memory. (512 $\times$ 16 for TMS320C26)
Random Access Memory (data only)	RAM (B1)	A data RAM block, organized as $256 \times 16$ locations. ( $512 \times 16$ can be configured as program or data for TMS320C26)
Random Access Memory (data only)	RAM (B2)	A data RAM block, organized as $32 \times 16$ locations.
Random Access Memory (data or program)	RAM (B3) (TMS320C26 only)	A RAM block with 512 × 16 locations configured as either data or pro- gram memory (TMS320C26 only).
Read Only Memory	ROM	A ROM block, 4096 × 16 (256 × 16 for TMS320C26)
Repeat Counter	RPTC (7–0)	An 8-bit counter to control the repeated execution of a single instruction.
Serial Port Data Receive Register	DRR(15-0)	A 16-bit memory-mapped serial port data receive register. Only the eight LSBs are used in the byte mode.
Serial Port Data Transmit Register	DXR(15-0)	A 16-bit memory-mapped serial port data transmit register. Only the eight LSBs are used in the byte mode.

Unit	Symbol	Function
Serial Port Receive Shift Register <sup>†</sup>	RSR(15–0)	A 16-bit register used to shift in serial port data from the RX pin. RSR contents are sent to the DRR after a serial transfer is completed. RSR is not directly accessible through software.
Serial Port Transmit Shift Register <sup>†</sup>	XSR(15-0)	A 16-bit register used to shift out serial port data onto the DX pin. XSR contents are loaded from DXR at the beginning of a serial port transmit operation. XSR is not directly accessible through software.
Shifters		Shifters are located at the ALU input, the accumulator output, and the product register output. Also, an in-place shifter is located within the ac- cumulator.
Stack	Stack(15-0)	A $4 \times 16$ or $8 \times 16$ hardware stack used to store the PC during interrupts or calls. The ACCL and data memory values may also be pushed onto and popped from the stack.
Status Registers Temporary Register	ST0,ST1 (15–0)	Two 16-bit status registers that contain status and control bits. A 16-bit register that holds either an operand for the multiplier or a shift code for the scaling shifter.
Temporary Register	TR(15–0)	A 16-bit register that holds either an operand for the multiplier or a shift code for the scaling shifter.
Timer	TIM (15–0)	A 16-bit memory-mapped timer (counter) for timing control.

	Table 3–1.	TMS320C2x Internal Hardware (Concluded)
--	------------	---

<sup>†</sup> Specific to TMS320C25, TMS320E25 and TMS320C26.

## 3.4 Memory Organization

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, of which 288 words are always data memory and the remaining 256 words may be configured as either program or data memory. The TMS320C26 provides a total of 1568 words of 16 bit on-chip RAM, divided into four separate bolcks (B0, B1, B2, and B3). The TMS320C25 also provides 4K words of maskable program ROM, while the TMS320E25 provides 4K words of EPROM. This section explains memory management using the on-chip data and program memory, memory maps, memory-mapped registers, auxiliary registers, memory addressing modes, and memory-to-memory moves.

#### 3.4.1 Data Memory

The 544 words of on-chip data RAM are divided into three separate blocks (B0, B1, and B2), as shown in Figure 3–4. Of the 544 words, 256 words (block B0) are configurable as either data or program memory by instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. See subsection 3.4.3 for memory map configurations.


In the TMS320C26, of the 1568 words, 32 words (block B2) are always data memory, and all other words are programmable as either data or program memory, as shown in Figure 3–5. A data memory size of 1568 words allows the TMS320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external program memory into on-chip RAM, and then executed.


The TMS320C2x can address a total of 64K words of data memory. The onchip data memory and internally reserved locations are mapped into the lower 1K words of the data memory space. Data memory is directly expandable up to 64K words while still maintaining full-speed operation. A READY line is provided for interface to slower, less expensive memories, such as DRAMs.

#### 3.4.2 Program Memory


On-chip program RAM, ROM/EPROM, or high-speed external program memory can be used at full speed with no wait states. Alternatively, the READY line can interface the TMS320C2x to slower, less expensive external memory. A total of 64K words of memory space is available. Internal RAM block B0 can be configured as program memory using instructions for that purpose. Execution from this block can be initiated after the memory space has been reconfigured. See subsection 3.7.1 for a description of instruction execution using various memory configurations.


Additionally, the TMS320C25 is internally equipped with 4K words of programmable ROM. This on-chip program ROM can be mask programmed at the factory with a customer's program. The TMS320E25 provides a 4K-word, on-chip EPROM. Either on-chip ROM or EPROM allows program execution at full speed without the need for high-speed external program memory. The use of this memory also allows the external data bus to be freed for access of external data memory.





<sup>‡</sup> Both TMS320C25 and TMS320E25.





Mapping of the first 4K-word block of off-chip/on-chip program memory is userselectable by means of the MP/MC (microprocessor/microcomputer) pin on the TMS320C25. Setting MP/MC to a high maps in the block of off-chip memory; holding the pin at a low maps in the block of on-chip ROM. Consequently, compatible products which depend upon external memory from the ROM can be manufactured in a shorter time frame than the TMS320C25. Eventually, the off-chip memory device can be replaced by an on-chip memory device at a lower cost since the PC board will not require any modification.

In another mapping technique, the XF (external flag) pin is used to toggle the MP/MC pin by dynamically enabling or disabling the on-chip ROM. Note that care must be taken and the instruction pipeline operation (see subsection 3.6.2) must be understood when using this method.

The MP/ $\overline{\text{MC}}$  pin on the TMS320C25 is a V<sub>CC</sub> pin on the TMS32020. This allows substitution of a TMS320C25 for a TMS32020 since the TMS320C25 automatically operates in the microprocessor mode and therefore is plug-in compatible in the system. See Chapter 2 for pinouts and signal descriptions.

#### 3.4.3 TMS320C2x Memory Maps

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O, as shown in Figure 3–6. These spaces are distinguished externally by means of the  $\overrightarrow{PS}$ ,  $\overrightarrow{DS}$ , and  $\overrightarrow{IS}$  (program, data, and I/O space select) signals. The  $\overrightarrow{PS}$ ,  $\overrightarrow{DS}$ ,  $\overrightarrow{IS}$ , and  $\overrightarrow{STRB}$  signals are active only when external memory is being addressed. During an internal addressing cycle, these signals remain inactive high, thus preventing conflicts in memory addressing, for example, when block B0 is configured as program memory.

The on-chip memory blocks (B0, B1, and B2) consist of a total of 544 words of RAM. Program/data RAM block B0 (256 words) resides in pages 4 and 5 of the data memory map when configured as data RAM and at addresses 0FF00h to 0FFFFh when configured as program RAM. Block B1 (always data RAM) resides in pages 6 and 7, while block B2 resides in the upper 32 words of page 0. Note that the remainder of page 0 is composed of the memory-mapped registers and internally reserved locations, and pages 1–3 of the data memory map consist of internally reserved locations. The internally reserved locations may not be used for storage, and their contents are undefined when read. See subsection 3.4.4 for further information on the memory-mapped registers.

The on-chip RAM is mapped into either the 64K-word data memory or program memory space, depending on the memory configuration (see Figure 3–5). The CNFD/CNFP instructions are used to configure block B0 as either data or program memory, respectively. The BLKP (block move from program memory to data memory) instruction may be used to download program information to block B0 when it is configured as data RAM. Then a CNFP (configure block as program memory) instruction may be used to convert it to program RAM (see the code example in subsection 5.4.2). Regardless of the configuration, you may still execute from external program memory. Note that when accessing internal program memory, external control lines remain inactive.

Reset configures block B0 as data RAM. Note that, due to internal pipelining, when the CNFD or CNFP instruction is used to remap RAM block B0, there is a delay before the new configuration becomes effective. This delay is one fetch cycle if execution is from internal program RAM. On the TMS32020, a delay of one fetch cycle occurs if execution is from external program memory. On the TMS320C25, there is a delay of two fetch cycles if execution is from ROM or external program memory. This is particularly important if program execution is from the locations around 0FF00h. Accordingly, a CNFP instruction must be placed at location 0FEFDh in external memory if execution is to continue from the first location in block B0. If a CNFP is placed at location 0FEFDh, and the instruction will be fetched from the first location in block B0. If execution is to continue from the instruction of 0FF00h and block B0 is reconfigured, care must be taken to assure that execution resumes at the appropriate point in a new configuration.

to the larger ROM of the 'C25/E25 is also reserved. If one or more of the blocks B0, B1, or B3 is configured as program memory, the program address space from hexadecimal FA00h to FFFFh is internally reserved for these blocks and can not access external program memory. If all internal RAM blocks are configured as data memory, a program address in the range FA00h to FFFFh accesses external program memory. The on-chip program ROM can be mapped into the lower 4K words of program memory. This ROM is enabled when MP/MC is set to a logic low. To disable the on-chip ROM and use these lower addresses externally, MP/MC must be set to a logic high.

#### 3.4.4 TMS320C26 Memory Maps

The memory map of the TMS320C26 is similar to that of the TMS32020/C25 and is shown in Figure 3–8. The on-chip memory-mapped register and block B2 with 32 words on page 0 are unchanged.

The ROM is reduced to 256 words to allow more internal RAM. From the 256 words, 32 words are reserved for the reset and interrupt vectors. The 12 highest addresses from decimal 244 to 255 are reserved for test purposes, and you may not use them. Accessing this or any other reserved block that is specified or nonexistent has unknown results and should be avoided.

If the TMS320C26 is in microcomputer mode, the address space from 0 to 0FFFh is internal. External program memory, selected via  $\overline{PS}$  (Program Select), can be used starting at address 1000h. The missing space from 0100h to 0FFFh, which would correspond to the larger ROM of the 'C25/E25, is also reserved. If one or more of the blocks B0, B1, or B3 is configured as program memory, the program address space from hexadecimal FA00h to FFFFh is internally reserved for these blocks and can not access external program memory. If all internal RAM blocks are configured as data memory, a program address in the range FA00h to FFFFh accesses external program memory.


The external data memory, selected with  $\overline{\text{DS}}$  (Data Select), always starts at address 800h (2048 decimal), regardless of the configuration mode of the internal memory.


Because internal memory blocks B0, B1, and B3 (new) are of different size, the internal data memory blocks of the TMS320C26 reside in pages 0 and 4 to 15, while those of the TMS320C25 reside in, pages 0 and 4 to 7. Table 3–2 shows both processors and their internal memory locations. Program memory is also affected by the different block sizes, and the results are given in Table 3–2.

Table 3–2. TMS	320C25/26 Memor	y Blocks
----------------	-----------------	----------


			Configured As D	ata Memory								
		TMS320C26			TMS320C25							
Block	Pages	Address Decimal	Address Hexadecimal	Pages	Address Decimai	Address Hexadecimal						
B2	Q	96-127	0060h-00F7h	0	96–127	0060h-00F7h						
B0	4–7	512-1023	0200h–03FFh 45 512–768 0200h–0									
B1	8-11	1024–1536	0400h-05FFh	67	6-7 769-1024 0300h-03FF							
B3	12-15 1537-2048 0600h-07FFh does not exist											
		······································	Configured As Pro	gram Memor	y							
		TMS320C26			TMS320C25							
Block	Pages	Address Decimal	Address Hexadecimal	Pages	Address Decimal	Address Hexadecimal						
B2		not config	urable		not configurable							
B0	500-503	6400064511	FA00h-FBFFh	510-511	FF00h-FFFFh							
B1	504-507	64512–65023	FC00h-FDFFh		not configurable							
B3	508-511	65024–65535	FE00h-FFFFh		does not exist							


Table 3–2 shows that a change of auxiliary register contents or data page pointer is necessary if a program is transferred from the TMS320C25 to the TMS320C26.
















## Figure 3–7. TMS320C26 Memory Maps (continued)





#### 3.4.5 Memory-Mapped Registers

The six registers mapped into the data memory space are listed in Table 3–2 and are shown in the block diagram of Figure 3–2.

The memory-mapped registers may be accessed in the same manner as any other data memory location, with the exception that block moves using the BLKD (block move from data memory to data memory) instruction cannot be performed from the memory-mapped registers.


Table 3–3. Memory-Mapped Registers


Register Name	Address Location	Definition
DRR(15-0)	0	Serial port data receive register
DXR(15-0)	1	Serial port data transmit register
TIM(150)	2	Timer register
PRD(15-0)	3	Period register
IMR (50)	4	Interrupt mask register
GREG(7-0)	5	Global memory allocation register

#### 3.4.6 Auxiliary Registers

The TMS320C2x provides a register file containing up to eight auxiliary registers (AR0–AR7). The TMS32020 has five auxiliary registers, and the TMS320C25 has eight. This section discusses each register's function and how an auxiliary register is selected and stored.

The auxiliary registers may be used for indirect addressing of data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 4–2) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded either from data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory. (Chapter 4 describes the programming of the indirect addressing mode.)






† TMS320C25, TMS320E25 and TMS320C26.

The auxiliary register files (AR0–AR4 on the TMS32020 and AR0–AR7 on the TMS320C25) are connected to the auxiliary register arithmetic unit (ARAU), shown in Figure 3–9. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing by either 1 or by the contents of AR0 may be performed. As a result, accessing tables of information does not require the central arithmetic logic unit (CALU) for address manipulation, thus freeing it for other operations.

## Figure 3–9. Auxiliary Register File



<sup>†</sup> TMS320C25, TMS320E25 and TMS320C26.

As shown in Figure 3–6, auxiliary register 0 (AR0) or the eight LSBs of the instruction registers can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the following functions:

AR (ARP) + AR0 → AR (ARP)	Index the current AR by adding a 16-bit integer contained in AR0.
AR (ARP)– AR0 → AR (ARP)	Index the current AR by subtracting a 16-bit integer contained in AR0.
AR (ARP)+1 → AR (ARP)	Increment the current AR by one.
AR (ARP)−1 → AR (ARP)	Decrement the current AR by one.
AR (ARP) → AR (ARP)	AR(ARP) is unchanged.

In addition to the above functions, the ARAU on the TMS320C25 performs functions as follows:

AR (ARP)+	IR( 7–0) →	AR (ARP)
-----------	------------	----------

Add 8-bit immediate value to the current AR.

AR (ARP)– IR (7– 0) → AR (ARP)	Subtract 8-bit immediate value to the current AR.
AR (ARP) + rcAR0 $\rightarrow$ AR (ARP)	Bit-reversed indexing, add AR0 with reverse-carry (rc) propagation (see subsection 4.1.2)
AR (ARP)- rcAR0 $\rightarrow$ AR (ARP)	Bit-reversed indexing, subtract AR0 with reverse-carry (rc) propagation (see subsection 4.1.2).

Although the ARAU is useful for address manipulation in parallel with other operations, it may also serve as an additional general-purpose arithmetic unit, since the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit 2s-complement arithmetic. Instructions provide branches dependent on the comparison of the auxiliary register pointed to by ARP with AR0. The BANZ instruction permits the auxiliary registers to be used also as loop counters.

The three-bit auxiliary register pointer buffer (ARB), shown in Figure 3–6, provides storage for the ARP on subroutine calls and interrupts.

#### 3.4.7 Memory Addressing Modes


The TMS320C2x can address a total of 64K words of program memory and 64K words of data memory. The on-chip data memory is mapped into the 64K-word data memory space. The on-chip ROM in the TMS320C25 is mapped into the program memory space when in the microcomputer mode. The memory maps, which change with the configuration of block B0, B1, and B3, are described in detail in subsections 3.4.3 and 3.4.4.

The 16-bit data address bus (DAB) addresses data memory in one of the following two ways:

- 1) By the direct address bus (DRB) using the direct addressing mode (for example, ADD 10h), or
- By the auxiliary register file bus (AFB) using the indirect addressing mode (for example, ADD \*).

Operands are also addressed by the contents of the program counter in the immediate addressing mode.

Figure 3–10 illustrates operand addressing in the direct, indirect, and immediate addressing modes.



### Figure 3–10. Methods of Instruction Operand Addressing

In the direct addressing mode, the 9-bit data memory page pointer (DP) points to one of 512 pages, each page consisting of 128 words. The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the direct address bus (DRB) is formed by concatenating the 9-bit DP with the 7-bit dma.

In the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the auxiliary register file bus (AFB). While the selected auxiliary register provides the data memory address and the data is being manipulated by the CALU, the contents of the auxiliary register may be manipulated through the ARAU. See Figure 3–8 for an example of indirect auxiliary register addressing. The direct and indirect addressing modes are described in detail in Section 4.1.

When an immediate operand is used, it is contained either within the instruction word itself or, in the case of 16-bit immediate operands, in the word following the instruction opcode.

#### 3.4.8 Memory-to-Memory Moves

The TMS320C2x provides instructions for data and program block moves and for data move functions that efficiently utilize the configurable on-chip RAM.

The BLKD instruction moves a block within data memory, and the BLKP instruction moves a block from program memory to data memory. When used with the repeat instructions (RPT/RPTK), the BLKD/BLKP instructions efficiently perform block moves from on- or off-chip memory.

Implemented in on-chip RAM, the DMOV (data move) function on the TMS320C2x is equivalent to that of the TMS320C1x. DMOV allows a word to

be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon in the same cycle (for example, by the CALU). An ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The DMOV function is useful for implementing algorithms that use the z–1 delay operation, such as convolutions and digital filtering where data is being passed through a time window. The data move function can be used anywhere within blocks B0, B1, or B2. It is continuous across the boundary of blocks B0 and B1 but cannot be used with off-chip data memory. The MACD (multiply and accumulate with data move) and the LTD (load T register, accumulate previous product, and move data) instructions use the data move function.

The TBLR/TBLW (table read/write) instructions allow words to be transferred between program and data spaces. TBLR is used to read words from on-chip ROM or off-chip program ROM/RAM into the data RAM. TBLW is used to write words from on-chip data RAM to off-chip program RAM.

## 3.5 Central Arithmetic Logic Unit (CALU)

The TMS320C2x central arithmetic logic unit (CALU) contains a 16-bit scaling shifter, a 16  $\times$  16-bit parallel multiplier, a 32-bit arithmetic logic unit (ALU), a 32-bit accumulator (ACC), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3–11 is a block diagram showing the components of the CALU. In the figure, note that SFL and SFR indicate shifts to the left or right, respectively.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- 2) Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided from the accumulator, and the other input may be transferred from the product register (PR) of the multiplier or from the scaling shifter that is loaded from data memory.

Figure 3–12 is a block diagram that shows the components of the CALU for the TMS320C26.





Figure 3–11. Central Arithmetic Logic Unit (CALU), TMS320C2x

<sup>†</sup> Both TMS320C25 and TMS320E25.

<sup>‡</sup> Shifters on the TMS32020 of 0, 1, 4.

Figure 3–12. Central Arithmetic Logic Unit (CALU), TMS320C26



#### 3.5.1 Scaling Shifter

The TMS320C2x provides a scaling shifter that has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU (see Figure 3–11). The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

The TMS320C2x also contains several other shifters, which allow it to perform numerical scaling, bit extraction, extended-precision arithmetic, and overflow

prevention. These shifters are connected to the output of the multiplier and the accumulator.

#### 3.5.2 ALU and Accumulator

The TMS320C2x 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations such as shifting may occur. Data that is input to the ALU may be scaled by the scaling shifter.

The ALU is a general-purpose arithmetic unit that operates on 16-bit words taken from data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations that make possible the bit manipulation required of a high-speed controller. One input to the ALU is always provided from the accumulator, and the other input may be provided from the product register (PR) of the multiplier or the input scaling shifter that has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator (see Figure 3–11) is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). Shifters at the output of the accumulator provide a left-shift of 0 to 7 places on the TMS320C25 and of 0, 1, or 4 places on the TMS32020. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the ACCH data is shifted left, the LSBs are transferred from the ACCL, and the MSBs are lost. When ACCL is shifted left, the LSBs are zero-filled, and the MSBs are lost.

The TMS320C2x supports floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction performs left shifts to normalize fixed-point numbers contained in the accumulator. The LACT (load accumulator with shift specified by the T register) instruction denormalizes a floating-point number by arithmetically left-shifting the mantissa through the input scaling shifter. The shift count, in this case, is the value of the exponent specified by the four low-order bits of the T register (TR). ADDT and SUBT (add to/subtract from accumulator with shift specified by the T register) instructions have also been provided to allow additional arithmetic operations.

The accumulator overflow saturation mode may be programmed through the SOVM and ROVM (set/reset overflow mode) instructions. When the accumulator is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with either the most positive or the most negative number, depending upon the direction of overflow. The value of the accumulator upon saturation is 7FFFFFFh (positive) or 8000000h (negative). If the OVM (overflow mode) status register bit is reset and an overflow

occurs, the overflowed results are loaded into the accumulator without modification. (Note that logical operations cannot result in overflow.)

The TMS320C2x can execute a variety of branch instructions that depend on the status of the ALU and accumulator. These instructions include the BV (branch on overflow) and BZ (branch on accumulator equal to zero). In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator. Bit test instructions (BIT and BITT), which do not affect the accumulator, allow the testing of a specified bit of a word in data memory.

The accumulator on the TMS320C25 also has an associated carry bit that is set or reset, depending on various operations within the device. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is also useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such nonarithmetic or control instructions. It is also not affected by the multiply (MPY, MPYK, and MPYU) instructions, but is affected by the accumulation process in the MAC and MACD instructions. Examples of carry bit operation are shown in Figure 3–13.

С	MS	SВ					L	SB		С	M	SB					Ľ	SB	
× +	F	F	F	F	F	F	F	F 1	ACC	×	0	0	0	0	0	0	0	0 1	ACC
1	0	0	0	0	0	0	0	0		0	F	F	F	F	F	F	F	F	
X . +	7	F	F	F	F	F	F	F 1	ACC (OVM=0)	×	8	0	0	<b>0</b>	0	0	0	0 1	ACC (OVM=0)
0	8	0	0	0	0	0	0	0		1	7	F	F	F	F	F	F	F	
1 +	0	0	0	0	0	0	0	0 0	ACC (ADD	°_	F	F	F	F	F	F	F	F 0	ACC (SUBB Instruction)
0	0	0	0	0	0	0	0	1	Instruction)	1	F	F	F	F	F	F	F	E	manuchony

#### Figure 3–13. Examples of TMS320C25 Carry Bit Operation

The value added to or subtracted from the accumulator, shown in the examples of Figure 3–13, may come from either the input scaling shifter or the shifter at the output of the P register. The carry bit is set if the result of an addition or accumulation process generates a carry; it is reset to zero if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions provided on the TMS320C25 use the previous value of carry in their addition/subtraction operation (see these instructions in Chapter 4 for more detailed information). The one exception to operation of the carry bit, as shown in Figure 3–13, is in the use of the ADDH (add to high accumulator) and SUBH (subtract from high accumulator) instructions. The ADDH instruction can set the carry bit only if a carry is generated, and the SUBH instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction can affect it.

Two branch instructions, BC and BNC, can execute branching on the status of the carry bit. The SC, RC, and LST1 instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left/right) instructions on the TMS320C2x and the ROL and ROR (rotate to the left/right) instructions on the TMS320C25 implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSB and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT or RPTK) instructions may be used with the shift and rotate instructions for multiple shift counts.

#### 3.5.3 Multiplier, T and P Registers

The TMS320C2x utilizes a 16  $\times$  16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. All multiply instructions, except the MPYU (multiply unsigned) instruction on the TMS320C25, perform a signed multiply operation in the multiplier. That is, the two numbers being multiplied are treated as 2s complement numbers, and the result is a 32-bit 2s complement number. As shown in Figure 3–11 and Figure 3–12, the following two registers are associated with the multiplier:

A 16-bit temporary register (TR) that holds one of the operands for the multiplier,

A 32-bit product register (PR) that holds the product.

The output of the product register can be left-shifted 1 or 4 bits. This is useful for implementing fractional arithmetic or justifying fractional products. The output of the PR can also be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow.

An LT (load T register) instruction normally loads the TR to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication can also be performed with an immediate operand using the MPYK instruction. In either case, a product can be obtained every two cycles.

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory or can be transferred to the multiplier each cycle via the program and data buses. This provides for single-cycle multiply/accumulates when used with repeat (RPT/RPTK) instructions. Note that the DMOV portion of the MACD instruction will not function with external data memory addresses. On the TMS32020, the multiplier and multiplicand must reside in separate on-chip RAM blocks. On the TMS320C25, the MAC and MACD instructions can be used with both operands in either internal or external memory or one each in on-chip RAM. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

The MPYU instruction on the TMS320C25 performs an unsigned multiplication, which greatly facilitates extended-precision arithmetic operations. The unsigned contents of the T register are multiplied by the unsigned contents of the addressed data memory location, with the result placed in the P register. This allows operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the PR on the TMS320C2x. The product from the PR may be transferred to the ALU.

Four product shift modes (PM) are available at the PR output and are useful when performing multiply/accumulate operations and fractional arithmetic, or when justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3–4.

#### Table 3–4. PM Shift Modes

If PM is:	Result
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits

Left shifts specified by the PM value are useful for implementing fractional arithmetic or justifying fractional products. For example, the product of either two normalized, 16-bit, 2s-complement numbers or two Q15 numbers contains two sign bits, one of which is redundant. Q15 format, one of the various types of Q format, is a number representation commonly used when performing operations on noninteger numbers (see subsection 5.6.6 for an explanation and examples of Q15 representation). The single-bit left shift eliminates this extra sign bit from the product when it is transferred to the accumulator. This results in the accumulator contents being formatted in the same manner as the multiplicands. Similarly, the product of either a normalized, 16-bit, 2s-complement or Q15 number and a 13-bit, 2s-complement constant contains five sign bits, four of which are redundant. This is the case, for example, when using the MPYK instruction. Here the four-bit shift properly aligns the result as it is transferred to the accumulator.

Use of the right-shift PM value allows the execution of up to 128 consecutive multiply/accumulate operations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This allows compatibility with TMS320C1x code to be maintained. Note that the PM right shift is always sign-extended, regardless of the state of SXM.


The four least significant bits of the T register (TR) also define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add-to/subtract-from accumulator with shift specified by the TR) instructions. These instructions are useful in floating-point arithmetic where a number needs to be denormalized, that is, floating-point to fixed-point conversion. The BITT (bit test) instruction allows testing of a single bit of a word in data memory based on the value contained in the four LSBs of the TR.


# 3.6 System Control

System control on the TMS320C2x is supported by the program counter, hardware stack, PC-related hardware, the external reset signal, interrupts (see Section 3.8), the status registers, the on-chip timer, and the repeat counter. The following sections describe the function of each of these components in system control and pipeline operation.

# 3.6.1 Program Counter and Stack

The TMS320C2x contains a 16-bit program counter (PC) and a hardware stack of four (TMS32020) or eight (TMS320C25) locations for PC storage (see Figure 3–14). The program counter addresses internal and external program memory in fetching instructions. The stack is used during interrupts and subroutines.





<sup>†</sup> TMS320C25, TMS320E25 and TMS320C26.

<sup>‡</sup> Four-level stack provided on the TMS32020.

The program counter addresses program memory, either on-chip or off-chip, via the program address bus (PAB). Through the PAB, an instruction is fetched

from program memory and loaded into the instruction register (IR). When the IR is loaded, the PC is ready to start the next instruction fetch cycle. The PC may address on-chip RAM block B0 when B0 is configured as program memory, or the on-chip ROM provided on the TMS320C25. The PC also addresses off-chip program memory through the external address bus A15–A0 and the external data bus D15–D0.

Data memory is addressed by the program counter during a BLKD instruction, which moves data blocks from one section of data memory to another. The contents of the accumulator may be loaded into the PC to implement computed GOTO operations. This can be accomplished using the BACC (branch to address in accumulator) or CALA (call subroutine indirect) instructions.

To start a new fetch cycle, the PC is loaded either with PC+1 or with a branch address (for instructions such as branches, calls, or interrupts). In the case of conditional branches where the branch is not taken, the PC is incremented once more beyond the location of the branch address.

The TMS320C2x also has a feature that allows the execution of the next single instruction N+1 times. N is defined by loading an 8-bit counter RPTC (repeat counter). If this repeat feature is used, the instruction is executed, and the RPTC is decremented until the RPTC goes to zero. This feature is useful with many instructions, such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional sub-tract). When used with some multicycle instructions, such as MACD, the repeat features can result in these instructions effectively executing in a single cycle.

The stack is 16 bits wide and four (TMS32020) or eight (TMS320C25 and TMS320C26) levels deep. The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the bottom (fourth/eighth) location of the stack is lost. Therefore, data will be lost if more than four/eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after three/seven sequential pops yields the value at the bottom stack level. All of the stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack to be built in data memory for the nesting of subroutines/interrupts beyond four/eight levels.

Note that on the TMS32020, the TBLR/TBLW, MAC/MACD, and BLKD/BLKP instructions use one level of the stack. The TMS320C25 contains a separate stack, MCS, (microcall stack) for use with these instructions; no level of the PC stack is used.

### 3.6.2 Pipeline Operation

Instruction pipelining consists of the sequence of external bus operations that occurs during instruction execution. The prefetch-decode-execute pipeline is

essentially invisible to the user, except in some cases where the pipeline must be broken (such as for branch instructions). In the operation of the pipeline, the prefetch, decode, and execute operations are independent, which allows instruction executions to overlap. Thus, during any given cycle, two or three different instructions can be active, each at a different stage of completion, resulting in the respective two-level pipeline on the TMS32020 or the three-level pipeline on the TMS320C25.

The difference in pipeline levels does not necessarily affect instruction execution speed, but merely changes the fetch/decode sequence. Most instructions execute in the same number of cycles, regardless of whether they are executed from internal RAM, ROM, or external program memory. The effects of pipelining are included in the instruction cycle timings for the TMS32020 and TMS320C25 listed in Appendix F.


Additional PC-related hardware (see Figure 3–14) is provided on the TMS320C25 to allow three-level pipelining for higher performance. Included in the related hardware are the prefetch counter (PFC), the 16-bit microcall stack (MCS) register, the instruction register (IR), and the queue instruction register (QIR).

In the three-level pipeline on the TMS320C25, the PFC contains the address of the next instruction to be prefetched. Once an instruction is prefetched, the instruction is loaded into the IR, unless the IR still contains an instruction currently executing, in which case the prefetched instruction is stored in the QIR. The PFC is then incremented, and after the current instruction has completed execution, the instruction in the QIR is loaded into the IR to be executed.


The PC contains the address of the next instruction to be executed and is not used directly in instruction fetch operations, but merely serves as a reference pointer to the current position within the program. The PC is incremented as each instruction is executed. When interrupts or subroutine call instructions occur, the contents of the PC are pushed onto the stack to preserve return linkage to the previous program context.


The prefetch, decode, and execute operations of the pipeline are independent, thus allowing instruction executions to overlap. During any given cycle, three different instructions can be active, each at a different stage of completion. Figure 3–15 shows the operation of the three-level pipeline for single-word, single-cycle instructions executing from either internal program ROM or external memory with no wait states.

Figure 3–15. Three-Level Pipeline Operation (TMS320C25)




Pipelining is reduced to two levels when execution is from internal program RAM due to the fact that an instruction in internal RAM can be fetched and decoded in the same cycle. Thus, separate prefetch and decode operations are not required, as shown in Figure 3–16.






The following paragraphs describe, in detail, the operation of the TMS320C25 pipeline. This description, in conjunction with Appendix D, gives sufficient information for predicting the operation of the TMS320C25 for hardware interface optimization, accurate program cycle counting, and simulation modelling. Often, it is not necessary to understand the intricate detail of the pipeline to design with the TMS320C25. Therefore, if you are not specifically interested in these details, you can skip this description.

The TMS320C25 executes most of its instructions in a single cycle because all the instructions are straight decodes and highly pipelined as opposed to microcode. The basic pipeline operation is 3.25 cycles deep where the device sequence on any given cycle is fetching the third instruction, decoding the second instruction, and executing the first. Figure 3-17 shows the internal operation of the TMS320C25 pipeline in reference to quarter phases 1 through 4 (Q1–Q4).






The TMS320C25 machine cycle, externally referenced by the falling edges of the CLKOUT1 signal, consists of four internal cycles (or CLKIN cycles). This allows internal operations of the pipeline to execute as fast as 1/4 the machine cycle. The sequence of a general instruction execution in the pipeline is shown in Table 3–5.

Table 3–5. Instruction Pipeline Sequence

Cycle	Q Phase	Operation
1	1 2 3 4	New PC is output on address bus External read of instruction External read of instruction External read of instruction
2	1 2 3 4	Instruction decode Instruction decode/ARAU execution On-chip RAM access/ARAU execution
3	1 2 3 4	On-chip RAM access/load new AR value/update ARP ALU execution ALU execution Load accumulator
4	1	Load status register

When using an add instruction (for example, ADD \*+,12,AR4), the device fetches the instruction in cycle 1. During Q2 and Q3 of cycle 2, the instruction is decoded. This includes the ALU command decode as well as generation of the data operand fetch address. In this case, the address comes from an auxiliary register. During Q4 of cycle 2 and Q1 of cycle 3, the operand is fetched from the RAM location. The increment of the auxiliary register is performed during Q3 and Q4 of cycle 2, and the value is loaded into the auxiliary register in Q1 of cycle 3. The ARP is also updated in Q1 of cycle 3. During Q2 and Q3 of cycle 3, the data is passed through the barrel shifter to execute the 12-bit left-shift, and the data is added by the ALU to the contents in the accumulator. In Q4 of the third cycle, the ALU result is loaded into the accumulator. The status of the ALU operation is loaded into the status register in Q1 of the fourth cycle. The bits being loaded into the status register at this time consist of the current ALU status and the ARP associated with the next instruction.

In the case of a store instruction (for example, SACL \*0–,3,AR2), the device operates the first two cycles in the same manner as the ADD instruction. In Q1 and Q2 of the third cycle, the data in the accumulator is passed through a barrel shifter, left-shifted 3 bits, and zero-filled. The lower 16 bits of the shifted value are written to the address specified by the current auxiliary register. During Q3 and Q4 of the third cycle, the index register (AR0) is added to the contents of the current auxiliary register and loaded back into the current auxiliary register in Q1 of the fourth phase. In Q1 of the fourth cycle, the auxiliary register pointer is changed to AR2. There is no execution phase of this instruction. Figure 3–18 shows the ADD and SACL instructions operating back-to-back in a program sequence. It is assumed that both instructions reside in external, zero wait-state memory and that the data resides in on-chip RAM.




# Figure 3–18. Pipeline Operation of ADD Followed by SACL

When the device is reading instructions out of on-chip ROM, the basic internal operation of the pipeline is the same. The only difference is that the control lines (that is,  $\overline{STRB}$ ,  $\overline{PS}$ , and  $R/\overline{W}$ ) are inactive. If the device is fetching the instructions from on-chip RAM, the pipeline is shortened to 2.5 cycles, since the device can fetch the instruction in half a cycle as opposed to the full cycle required in an external or on-chip ROM fetch. The instruction is fetched during Q4 and Q1, then decoded in Q2 and Q3. The rest of the pipeline tracks as described above.

Some operations add additional machine cycles to the instruction execution without damaging the integrity of the program or hardware. External wait states, multiplexed data bus conflicts, two-word instructions, and program counter discontinuities are included in these operations, as described in the following paragraphs.


Wait States. The TMS320C25 is designed to be interfaced to slower external devices through the use of hardware-generated wait states. This applies to the program, data, and I/O memory spaces of the Harvard architecture. Wait states are a direct delay on the instruction pipeline. Each wait state inserted during the instruction fetch contributes an additional machine cycle in the pipeline execution of the instruction. In addition, any wait state incurred when accessing external data or I/O space also contributes an additional machine cycle to the pipeline execution of the instruction. This factor applies to all instructions. Figure 3–19 describes how the pipeline reacts to wait states in external program memory. Note that the wait state added in cycle 2 results in a no-execution operation in cycle 4.






**Multiplexed External Data Bus.** The external data bus is multiplexed to support all three memory spaces of the TMS320C25. Therefore, external fetches to multiple spaces in the same instruction add additional machine cycles to the pipeline execution of the instruction. This is due to the fact that the external fetch takes a full cycle, whereas the internal equivalent takes two quarter phases and can be included in the execution stage of the three-deep pipeline. Accessing the data memory space is controlled by setting of the data page pointer or the value contained in the auxiliary register used in any instruction. Also affecting the pipeline is the access of the I/O bus or the tables in program memory (that is, IN, OUT, TBLR, and TBLW). Figure 3–20 shows how the pipeline processes an instruction with external program and data access.


Figure 3–20. Pipeline with External Data Bus Conflict





**Two-Word Instructions.** All two-word instructions take an additional cycle to fetch the 16-bit immediate operand following the instruction mnemonic. The first set of instructions for which this applies is the long immediate instructions. The instruction mnemonic is followed by a 16-bit immediate operand to be executed in the ALU. The second set applies to those instructions that use the PFC register as a second data addressing unit on some optimized instructions (MAC, MACD, BLKP, and BLKD). In the second set, the extra cycle appears only once in a repeat loop. The third set involves conditional branches not taken.

**Program Counter Discontinuities.** Because the TMS320C25 is pipelined, a change (other than an increment) in the program counter requires that the pipeline be flushed. This applies to all branches, subroutine calls, software traps, interrupt traps, and returns. The pipeline, being three deep, has the next instruction already loaded when the branch occurs. At this point, this instruction will not affect any data or registers, so it is cleared from the pipeline. Therefore, two dead execution cycles are inserted while waiting for the pipeline to reload. The device takes only one additional cycle if the destination of the branch is in on-chip RAM block 0. The pipeline is only two-deep in this case and takes only one cycle to reload. Figure 3–21 shows a branch from normal execution to an address in on-chip RAM to a location in off-chip memory.









Interrupts are hardware-generated discontinuities to the sequential accessing of the program counter. The interrupt is executed based upon instruction execution complete, rather than memory operation complete. The instruction that is currently executing at the time of an interrupt executes completely. The interrupt traps following the completion of that instruction before the start of the execution of the next instruction. In this case, the repeated instruction is considered one execution; therefore, the repeat loop finishes before the interrupt trap is taken. This gives priority to the algorithm over the interrupt service. The interrupt operation in reference to the pipeline execution is illustrated in the data sheet timing diagrams (see Appendix A). Note that when interrupt vectors reside in external memory running with one wait state, there are two interrupt acknowledge (IACK) pulses. If this is a problem, the IACK line should be gated with READY.

Hardware Aspects of the Pipeline. Viewing these effects on the pipeline at the hardware level requires additional explanation due to the lack of visibility of on-chip operations or optimization of the pipeline execution. The following paragraphs describe the effects of HOLD/HOLDA, RS, interrupts, accumulator store, on-chip program access, external data access, and repeats as they are visible from the pins of the device. In the cases of RS, interrupts, and HOLD/HOLDA, the effects on the pipeline are shown in the data sheet timing diagrams (see Appendix A).

**Reset.** The reset interrupt is a totally nonmaskable interrupt. When executed, it stops operation of the pipeline and flushes the unexecuted parts. The reset pulse must be at least three CLKOUT cycles wide. After the second CLKOUT cycle has completed (before the third rising edge of CLKOUT1), the device has brought all outputs into a high-impedance state. After the rising edge of RS, the device begins to fetch the reset vector. Since the pipeline is empty, it does not execute the reset vector branch until two cycles later. If the HOLD line is brought low during the active reset, the device does not start the fetch of the reset vector until after the active HOLD is removed and the device deactivates the HOLDA line. When HOLD is activated with RS to allow bootloading of the code, the HOLDA line will go active low in three cycles, regardless of whether or not the RS line has gone high. This is useful in that the HOLDA line can be used to enable the release of the RS line and guarantee the required three-cycle reset.

Interrupts. The effects of an interrupt become apparent on the hardware when a interrupt acknowledge (IACK) signal is valid on the rising edge of CLKOUT2. This signifies the fetch of the first word of the interrupt vector. If wait states are generated in the memory segment where the interrupt vector resides, an additional IACK pulse occurs for each wait state added. If this causes a problem with the external interface, IACK can be gated with READY to accept only the last interrupt acknowledge pulse. Note that the BIOZ instruction tests the level of the BIO pin during the instruction fetch phase of the pipeline.

Hold/Hold Acknowledge. The hold operation, like that of interrupt, takes second priority to algorithm execution; therefore, the hold will not be acknowledged until after the currently running instruction is completed (a minimum of three cycles). This includes repeated instructions. The next instruction, after the final instruction executed before HOLDA, is latched into the pipeline and executed two cycles after the HOLDA line goes inactive high. The second instruction after the last instruction executed is fetched two cycles again after the HOLDA line goes inactive high. If the HM bit of status register ST1 is set high, the TMS320C25 stops execution and sits idle until the hold is removed. This lowers power consumption by removing the drive of the memory address and control lines and also stopping major parts of the internal CPU circuits from switching and drawing power. This can be used as a hardware powerdown mode. If the HM bit is low, the TMS320C25 continues executing any instruction that can be executed with on-chip resources only. This means both program and data reside in on-chip memory. The device will continue to operate normally unless an off-chip access is required by an instruction, at which time the processor adds wait states until the hold state is removed. When running from onchip resources with HM = 0, the processor acknowledges HOLD with HOLDA during a multicycle instruction.

**On-Chip Program Access.** When executing from on-chip resources, the pipeline is visible only in the  $\overline{\text{MSC}}$  line, which signals microstate complete when active low on the rising edge of CLKOUT2. Note that executing from on-chip

program memory does not allow instruction accessing of external data memory to run in a single cycle. The normal operation of the instruction takes only two quarter phases of the execution cycle to fetch the on-chip data memory, whereas off-chip access requires all four quarter phases. The pipeline is, however, optimized to handle a repeated instruction that accesses external data memory with only one extra cycle for the first external fetch.

**External Program/Data Access.** Visibility of the pipeline when using external program and data memory requires a monitoring of the MSC, STRB, PS, and DS lines. The MSC line indicates at the rising edge of CLKOUT2 whether or not the cycle is the beginning of a new instruction fetch; that is, MSC active low indicates the completion of an instruction and the acquisition of another instruction. The PS (program select) line indicates that the data bus is currently being used to fetch an instruction. A step in the pipeline is not indicated, since the PS line remains while the pipeline is fetching instructions externally. To track the fetches, the STRB line, which frames external accesses, must be monitored.

The PS line being active low does not necessarily mean that the device is fetching an instruction. In the cases of table read/write (TBLR/TBLW), multiply/accumulate (MAC/MACD), and block transfer (BLKP) instructions, the device uses the PS line active low to access tables.

To monitor external data memory fetches, watch the data select  $(\overline{DS})$  line in conjunction with the STRB line. An active low on the DS line indicates the data bus is currently being used to access data memory space. This line remains low for two memory fetches in the case of an accumulator store followed by an ALU instruction, both operating with off-chip memory. However, two STRB pulses will identify the individual access. Likewise, the line remains low for many cycles in the case of a repeated instruction. I/O space access operates similarily to data space operation with the OUT and IN instructions replacing the save and ALU instruction.

A clear understanding of this information in conjunction with the data in Appendix D should be sufficient to predict the operation of the TMS320C25 pipeline.

### 3.6.3 Reset

Reset (RS) is a non-maskable external interrupt that can be used at any time to put the TMS320C2x into a known state. Reset is typically applied after powerup when the machine is in a random state.

Driving the RS signal low causes the TMS320C2x to terminate execution and forces the program counter to zero.  $\overline{\text{RS}}$  affects various registers and status bits. At powerup, the state of the processor is undefined. For correct system operation after powerup, a reset signal must be asserted low for at least three clock cycles to guarantee a reset of the device (see Section 5.1 for other important reset considerations). Processor execution begins at location 0, which

normally contains a B (branch) statement to direct program execution to the system initialization routine (also see Section 5.1 for an initialization routine example). Section 6.1 provides system control circuitry design examples.

When an  $\overline{RS}$  signal is received, the following actions take place:

- 1) A logic 0 is loaded into the CNF (configuration control) bit in status register ST1, causing all RAM to be configured as data memory.
- The program counter (PC) is set to 0, and the address bus A15–A0 is driven with all zeros while RS is low.
- 3) The data bus D15–D0 is placed in the high-impedance state.
- 4) All memory and I/O space control signals (PS, DS, IS, R/W, STRB, and BR) are deasserted by setting them to high levels while RS is low.
- All interrupts are disabled by setting the INTM (interrupt mode) bit to 1. (Note that RS is nonmaskable.) The interrupt flag register (IFR) is reset to all zeros.
- 6) Status bits are set:

For all TMS320C2x devices,  $0 \rightarrow OV$ ,  $1 \rightarrow XF$ ,  $0 \rightarrow FO$ , and  $0 \rightarrow TXM$ . Except for the TMS32020,  $1 \rightarrow SXM$ ,  $0 \rightarrow PM$ ,  $1 \rightarrow HM$ ,  $1 \rightarrow C$ , and  $1 \rightarrow FSM$ . (The remaining status bits on the TMS320C2x are unchanged.)

- The global memory allocation register (GREG) is cleared to make all memory local.
- 8) The RPTC (repeat counter) is cleared.
- 9) The DX (data transmit) pin is placed in the high-impedance state. Any transmit/receive operations on the serial port are terminated, and the TXM (transmit mode) bit is reset to a low level. This configures the FSX framing pulse to be an input. A transmit/receive operation may be started by framing pulses only after the removal of RS.
- 10) The TIM register is set to the maximum value (0FFFFh) on reset for both the TMS32020 and TMS320C25. Also, the PRD register on the TMS320C25 is initialized by reset to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5–1). The TIM register begins decrementing only after RS is deasserted.
- 11) The IACK (interrupt acknowledge) signal is generated in the same manner as a maskable interrupt.
- 12) The state of the RAM is undefined following RS.
- 13) The ARB, ARP, DP, IMR, OVM, and TC bits are not initialized by reset. Therefore, it is critical that you initialize these bits in software following reset.

Execution starts from location 0 of program memory when the RS signal is taken high. Note that if  $\overline{\text{RS}}$  is asserted while in the hold mode, normal reset operation occurs internally, but all buses and control lines remain in the high-impedance state. Upon release of HOLD and  $\overline{\text{RS}}$ , execution starts from location zero. The TMS320C2x can be held in the reset state indefinitely.

### 3.6.4 Status Registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. The status registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for interrupts and subroutines. All status bits are written to and read from using LST/LST1 and SST/SST1 instructions, respectively (with the exception of INTM, which cannot be loaded via an LST instruction).

Figure 3–23 shows the organization of both status registers, indicating all status bits contained in each. Note that the DP, ARP, and ARB registers are shown as separate registers in the processor block diagram of Figure 3–2. Because these registers do not have separate instructions for storing them into RAM, they are included in the status registers. As shown in Figure 3–23, several bits in the status registers are reserved and read as logic 1s by the LST and LST1 instructions.

Figure 3-23.	TMS320C2x Status	Reaister	Organization

	15	14	13	12	11	<u>1</u> 0	9	8	7	6	5	4	3	2	1	0
STO		AR	<b>&gt;</b>	ov	OVM	1	INTM				[	)P				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1		ARE	3	CNF	тс	CNF	Ct	1	1	HM†	FSM†	XF	FO	тхм	P	м
	10		1000				( OT 4									

†On the TMS32020, bits 5,6, and 9 of ST1 are logic 1s.


The status register ST1 of the TMS320C26 uses one of the unused bits and the CNF bit of the TMS320C25 to define the four configuration modes as described above. The bits are named CNF0 and CNF1 and can be set by the instruction CONF *const*, where *const* is a number between 0 and 3. This two-bit constant is loaded into the two status register bits CNF0 and CNF1.

Some additional instructions or functions may affect the status bits, as indicated in Table 3–6.

The bits can also be modified by the LST1 instruction, and both are set to 0 by RESET. If TMS320C26 designs are started by using the TMS320C25 as a base, consider defining the mask for loading the status register ST1 with the instruction LST1 in such a way that the TMS320C26 is also configured as desired.

Figure 3–24 shows the two status registers of the TMS320C26. All bits, besides the redefined CNF0 (CNF in the TMS320C25) and the new CNF1 bit, are unchanged.

15	14	13	12	11	10	9	8	37	6	5	4	3	2	1	0
	ARP		ov	OVM	1	INT	N				DP				
<b></b>			·												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF0	тс	SXM	С	1	CNF1	нм	FSM	XF	FO	RXM	F	M
		ARP	ARP	ARP OV	ARP OV OVM	ARP OV OVM 1	ARP OV OVM 1 INTM	ARP         OV         OVM         1         INTM           15         14         13         12         11         10         9         8	ARP         OV         OVM         1         INTM           15         14         13         12         11         10         9         8         7	ARP         OV         OVM         1         INTM           15         14         13         12         11         10         9         8         7         6	ARP         OV         OVM         1         INTM           15         14         13         12         11         10         9         8         7         6         5	ARP         OV         OVM         1         INTM         DP           15         14         13         12         11         10         9         8         7         6         5         4	ARP         OV         OVM         1         INTM         DP           15         14         13         12         11         10         9         8         7         6         5         4         3	ARP         OV         OVM         1         INTM         DP           15         14         13         12         11         10         9         8         7         6         5         4         3         2	ARP         OV         OVM         1         INTM         DP           15         14         13         12         11         10         9         8         7         6         5         4         3         2         1



# Table 3–6. Status Register Field Definitions

Field	Function
ARB	Auxiliary register pointer buffer. Whenever the ARP is loaded, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded via an LST1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary register pointer. This three-bit field selects the AR to be used in indi- rect addressing. When ARP is loaded, the old ARP value is copied to the ARB register. ARP may be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. ARP is also loaded with the same value as ARB when an LST1 instruction is ex- ecuted.
Ct	Carry bit. This bit is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction, except if the instruction is ADDH or SUBH. ADDH can only set and SUBH only reset the carry bit, but cannot affect it otherwise. These instructions will also affect this bit: SC, RC, LST1, shift, and rotate. Two branch instructions, BC and BNC, have been provided to branch on the status of C. C is set to 1 on a reset.
CNF	On-chip ram configuration control bit. If set to 0, block B0 is configured as data memory; otherwise, block B0 is configured as program memory. The CNF may be modified by the CNFD, CNFP, and LST1 instructions. RS resets the CNF to 0.
DP	Data memory page pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST, LDP, and LDPK instructions.
CNFX	X = 0 or 1: CNF0 and CNF1 are the on-chip RAM configuration control bits for the TMS320C26. Depending on the status of these 2 bits, one of the 4 con- figuration modes can be selected. RS resets both CNF0 and CNF1 to 0.
FO	Format bit. When set to 0, the serial port registers are configured as 16-bit registers. When set to 1, the port registers are configured to receive and transmit eight-bit bytes. FO may be modified by the FORT and LST1 instructions. FO is reset to 0.
FSM†	Frame synchronization mode bit. This bit indicates whether the serial port operates with or without frame sync pulses. When $FSM = 1$ , the serial port operation is initiated following a frame sync pulse on the $FSX/FSR$ inputs. When $FSM = 0$ , the $FSX/FSR$ inputs are ignored and the serial port operates continuously with no frame sync pulses required. The bit is set to 1 by a reset.
HM†	Hold mode bit. When HM = 1, the processor halts internal execution when ac- knowledging an active HOLD. When HM = 0, the processor may continue ex- ecution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to 1 by a reset.

 Table 3--6.
 Status Register Field Definitions (Continued)


Field	Function
INTM	Interrupt mode bit. When set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the DINT and EINT instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS interrupt. Note that INTM is unaffected by the LST instruction.
ov	Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BV, BNV, or LST instruction clears the OV.
OVM	Overflow mode bit. When set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or its most negative value upon encountering an overflow. The SOVM and ROVM instructions set and reset this bit, respectively. LST may also be used to modify the OVM.
РМ	Product shift mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If PM = 01, the PR output is left-shifted one place and loaded into the ALU, with the LSBs zero-filled. If PM = 10, the PR output is left-shifted by four bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PR contents remain unchanged. The shift takes place when transferring the contents of the PR to the ALU. PM is loaded by the SPM and LST1 instructions. The PM bits are cleared by $\overline{RS}$ .
SXM	Sign-extension mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definition of certain instructions; for example, the ADDS instruction suppresses sign extension regardless of SXM. This bit is set and reset by the SSXM and RSXM instructions, and may also be loaded by LST1. SXM is set to 1 by $\overline{RS}$ .
TC	Test/control flag bit. The TC bit is affected by the BIT, BITT, CMPR, LST1, and NORM instructions. The TC bit is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR0 and another AR pointed to by ARP, or if the exclusive-OR function of the two MSBs of the accumulator is true when tested by a NORM instruction. Two branch instructions, BBZ and BBNZ, provide branching on the status of the TC.
ТХМ	Transmit mode bit. TXM = 1 configures the serial port's FSX pin to be an output. In this mode, a pulse is produced on FSX when DXR is loaded. Transmission then starts on the DX pin. TXM = 0 configures the FSX pin to be an input. TXM is set and reset by the STXM and RTXM instructions and may also be loaded by LST1. RS resets TXM to 0.
XF	XF pin status bit. This status bit indicates the state of the XF pin, a general- purpose output pin. XF is set and reset by the SXF and RXF instructions or may be loaded by LST1. XF is set to 1 by RS.

† TMS320C25, TMS320E25 and TMS320C26.

# 3.6.5 Timer Operation

The TMS320C2x provides a memory-mapped 16-bit timer (TIM) register and a 16-bit period (PRD) register, as shown in Figure 3–25. The on-chip timer is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25 and TMS320C26. The timer on the TMS32020 is clocked by a signal whose frequency is CLKOUT1/4 or whose period is  $4 \times CLKOUT1$  cycles.

### Figure 3–25. Timer Block Diagram



† The divide ration, where N = 4 on the TMS32020 and N = 1 on the TMS320C25 and TMS320C26.

The TIM register is set to the maximum value (0FFFFh) on reset for both the TMS32020 and TMS320C25. The PRD register on the TMS320C25 is also initialized by reset to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5–1). The TIM register begins decrementing only after  $\overline{\text{RS}}$  is deasserted. Following this, the TIM and PRD registers may be reloaded under program control. See subsection 3.6.3 for reset information.

The TIM register, data memory location 2, holds the current count of the timer. At every N CLKOUT1 cycle where N = 4 on the TMS32020 and N = 1 on the TMS320C25, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts can be programmed to occur at regular intervals of (PRD + 1) cycles of CLKOUT1 on the TMS320C25 or (4 × PRD) cycles of CLKOUT1 on the TMS32020. This feature is useful for control operations and for synchronously sampling or writing to peripherals. By programming the PRD register from 1 to 65,535 (0FFFFh), a TINT can be generated every 2 to 65,536 cycles on the TMS320C25. Note that, on the TMS32020, a TINT can be generated every 4 to 262,140 cycles. A PRD register value of zero is not allowed.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the period register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

If the timer is not used, either TINT is to be masked or all maskable interrupts are to be disabled by a DINT instruction. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers are to be programmed before unmasking the TINT.

#### 3.6.6 Repeat Counter

The repeat counter (RPTC) is an 8-bit counter, which, when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC can be loaded with a number from 0 to 255 using either the RPT (repeat) or RPTK (repeat immediate) instructions. This results in a maximum of 256 executions of a given instruction. RPTC is cleared by reset.

The repeat feature can be used with instructions such as multiply/accumulates (MAC/MACD), block moves (BLKD/BLKP), I/O transfers (IN/OUT), and table read/writes (TBLR/TBLW). These instructions, which are normally multicycle, are pipelined when using the repeat feature, and effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when repeated, a table location can be read every cycle. Note that not all instructions can be repeated (see Section 4.3 and Appendix D for more information).

#### 3.6.7 Powerdown Modes (TMS320C25)

When operated in either of two powerdown modes, the TMS320C25 enters a dormant state and requires approximately one-half the power normally needed to supply the device (see the data sheet, Appendix A). Depending upon the application, one powerdown mode is invoked by executing an IDLE instruction while the other mode is invoked by driving the HOLD input low while the HM status bit is set to one.

While in a powerdown condition, all of the internal contents of the TMS320C25 are retained. This allows the operation to continue unaltered after the powerdown condition is terminated. If the powerdown mode was entered by driving HOLD low with HM = 1, the data and address buses and the interface control signals ( $\overrightarrow{PS}$ ,  $\overrightarrow{DS}$ ,  $\overrightarrow{IS}$ ,  $\overrightarrow{STRB}$ , and  $\overrightarrow{R/W}$ ) are all maintained in the high-impedance state. If the mode was entered by the IDLE instruction, only the data bus goes to the high-impedance state; address bus and interface control signals are maintained in a steady-state condition and can still be driven. In accordance with the execution process, the powerdown mode may be terminated either by removing the HOLD input or by applying an interrupt signal during the IDLE operation. For application and other information, refer to the descriptions of the IDLE instruction in Chapter 4 and the hold function in subsection 3.10.3.

# 3.7 External Memory and I/O Interface

The TMS320C2x supports a wide range of system interfacing requirements. Data, program, and I/O address spaces provide interfacing to memory and I/O, thus maximizing system throughput. The local memory interface consists of:

A 16-bit parallel data bus (D15–D0),

A 16-bit address bus (A15–A0),

Data, program, and I/O space select (DS, PS, and IS) signals, and

Various system control signals.

The R/W (read/write) signal controls the direction of the transfer, and  $\overline{STRB}$  (strobe) provides a timing signal to control the transfer.

The TMS320C2x I/O space consists of 16 input and 16 output ports. These ports provide the full 16-bit parallel I/O interface via the data bus on the device. A single input or output operation, using the IN or OUT instructions, typically takes two cycles; however, when used with the repeat counter, the operation becomes single-cycle.

I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. When addressing internal memory, the data bus must be in the high-impedance state and the control signals go to an inactive state (logic high). Refer to Chapter 5 for the effect instructions have on I/O.

Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line. When communicating with slower devices, the TMS320C2x processor waits until the other device completes its function, signals the processor via the READY line, and continues execution (see Chapter 6).

#### 3.7.1 Memory Combinations

The exact sequence of operations performed as instructions execute depends on the areas in memory where the instructions and operands are located. There are eight possible combinations of program and data memory because information can be located in internal RAM, external memory, or internal ROM/ EPROM (available on TMS320C25 /TMS320E25). The eight possible combinations are:

- 1) Program Internal RAM/Data Internal (PI/DI)
- 2) Program Internal RAM/Data External (PI/DE)
- 3) Program External/Data Internal (PE/DI)

- 4) Program External/Data External (PE/DE)
- 5) Program Internal ROM/Data Internal (PR/DI) on the TMS320C25
- 6) Program Internal EPROM/Data Internal (PR/DI) on the TMS320E25
- 7) Program Internal ROM/Data External (PR/DE) on the TMS320C25
- 8) Program Internal EPROM/Data External (PR/DE) on the TMS320E25

Appendix D provides cycle timings for instructions, both when repeated and when not repeated. The following is a summary of program execution, organized according to memory configuration.

PI/DI or PR/DIWhen both program and data memory are on-chip,<br/>the processor runs at full speed with no wait states.<br/>Note that IN and OUT instructions have different<br/>cycle timings when program memory is internal; IN<br/>requires two cycles to execute, whereas OUT re-<br/>quires only one cycle.PE/DIIf external program memory is sufficiently fast, this

If external program memory is sufficiently fast, this memory mode can run at full speed because internal data operations can occur coincidentally with external program memory accesses. If external program memory is not fast enough, wait states may be generated by using the READY input.

#### PI/DE, PE/DE, or PR/DE


Additional cycles are required to execute instructions that reference an external data memory space. At least two cycles are required to execute *read from external data memory* instructions such as ADD, LAR, etc. Further additional cycles may be required because of wait states if external data memory is not fast enough to be accessed within a single cycle. Note, however, that the TMS320C25 has the capability of executing *write to external data memory* instructions in a single cycle when program memory is internal (two cycles are required if program memory is also external). Additional cycles are also required in this case if external data memory is not sufficiently fast.

In all memory configurations where the same bus is used to communicate with external data, program, or I/O space, the number of cycles required to execute a particular instruction may further vary, depending on whether the next instruction fetch is from internal or external program memory. Instruction execution and operation of the pipeline are discussed in subsection 3.6.2 and in the succeeding subsections.

# 3.7.2 Internal Clock Timing Relationships

The crystal or external clock source frequency is divided to produce an internal four-phase clock. The four phases are defined by CLKOUT1 and CLKOUT2, as shown in Figure 3–26. All other timing figures in this document use the quarter-phase timing conventions of the TMS320C25. Note that for the TMS32020, the rising edge of CLKOUT1 defines the start of quarter-phase 1 (Q1). For the TMS320C25 and other second-generation devices, the rising edge of CLKOUT1 defines the beginning of Q3. Refer to Appendix E for further device phase definitions.







# 3.7.3 General-Purpose I/O Pins (BIO and XF)

The TMS320C2x has two general-purpose pins that are software-controlled. The  $\overline{\text{BIO}}$  pin is a branch control input pin, and the XF pin is an external flag output pin.

The BIO pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops. When the BIO input pin is active (low), execution of the BIOZ instruction causes a branch to occur.


In Figure 3–27, BIO is sampled at the end of Q4 (Q2 on the TMS32020). The timing diagram shown is for a sequence of single-cycle, single-word instructions without branches located in external memory. Because of variations in pipelining due to instructions prior to and following the BIOZ instruction, this timing may vary. Therefore, it is recommended that several cycles of setup be provided if BIO is to be recognized on a particular cycle.






The XF (external flag) output pin is set to a high level by the SXF (set external flag) instruction and reset to a low level by the RXF (reset external flag) instruction. XF is set high by  $\overline{\text{RS}}$ .

The relationship between the time the SXF/RXF instruction is fetched before the XF pin is set or reset is shown in Figure 3–28. As with  $\overline{BIO}$ , the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.





- Notes: 1) N is the program memory location for the current instruction.
  - 2) This example shows only the execution of single-cycle instructions fetched from external program memory.

# 3.8 Interrupts

The TMS320C2x has three external maskable user interrupts ( $\overline{INT2}$ - $\overline{INT0}$ ), available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{RS}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority.

### 3.8.1 Interrupt Operation


This subsection explains details interrupt organization and management. Vector locations and priorities for all internal and external interrupts are shown in Table 3–7. The TRAP instruction, used for software interrupts, is not prioritized but is included here because it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations if desired.

Table 3–7. Interrupt Locations and Priorities

Interrupt Name			Function
RS	0	1 (highest)	External reset signal
<b>INT</b> 0	2	2	External user interrupt #0
ĪNT1	4	3	External user interrupt #1
INT2	6	4	External user interrupt #2
	823		Reserved locations
TINT	24	5	Internal timer interrupt
RINT	26	6	Serial port receive interrupt
XINT	28	7 (lowest)	Serial port transmit interrupt
TRAP	30	N/A	TRAP instruction address

When an interrupt occurs, it is stored in the 6-bit interrupt flag register (IFR). This register is set by the external user interrupts  $\overline{INT}(2-0)$  and the internal interrupts RINT, XINT, and TINT. Each interrupt is stored in the IFR until it is recognized, and then automatically cleared by the IACK (interrupt acknowledge) signal or the  $\overline{RS}$  (reset) signal. The  $\overline{RS}$  signal is not stored in the IFR. No instructions are provided for reading from or writing to the IFR.

The TMS320C2x has a memory-mapped interrupt mask register (IMR) for masking external and internal interrupts. The layout of the register is shown in Figure 3–29. A 1 in bit positions 5 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations but cannot be read using BLKD. When the IMR is read, the unused bits (15 through 6) are read as 1s. The lower six bits are used to write to or read from the IMR. Note that  $\overline{\text{RS}}$  is not included in the IMR, and therefore the IMR has no effect on reset.



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RESE	ERVED					XINT	RINT	TINT	ĪNT2	ĪNT1	ĪNTO

The INTM (interrupt mode) bit, which is bit 9 of status register ST0, enables or disables all maskable interrupts. INTM = 0 enables all the unmasked interrupts, and INTM = 1 disables these interrupts. The INTM is set to 1 by the IACK (interrupt acknowledge) signal, the DINT instruction, or a reset. This bit is reset to 0 by the EINT instruction. Note that the INTM does not actually modify the IMR or IFR.

The TMS320C2x has a built-in mechanism for protecting multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism also applies to instructions that become multicycle due to the READY signal.

In addition, the device does not allow interrupts to be processed when an instruction is being repeated via the RPT or RPTK instructions. The interrupt is stored in the IFR until the repeat counter (RPTC) decrements to zero, and then the interrupt is processed. Even if the interrupt is not used while the TMS320C2x is processing the RPT or RPTK, the interrupt will still be latched by IFR and pending until RPTC decrements to zero.


If both the HOLD line and an interrupt go active during a multicycle instruction or a repeat loop, the HOLD takes control of the processor at the end of the instruction or loop. When HOLD is released, the interrupt is acknowledged.

Interrupts cannot be processed between EINT and the next instruction in a program sequence. For example, if an interrupt occurs during an EINT instruction execution, the device always completes EINT as well as the following instruction before the pending interrupt is processed. This insures that a RET can be executed before the next interrupt is processed, assuming that a RET instruction follows the EINT. The state of the machine, upon receiving an interrupt, may be saved and restored (see subsection 5.3.1).

### 3.8.2 External Interrupt Interface

Interrupts may be asynchronously edge- or level-triggered. In the functional logic organization for  $\overline{INT}(2-0)$ , shown in Figure 3–30, the external interrupt  $\overline{INT}0$  is connected to an edge-triggered flip-flop. The  $\overline{INT}0$  signal is ORed with the interrupt edge flip-flop Q output and synchronized with internal quarter-phases 1 and 2 to produce an interrupt signal (see Appendix B for phase relationships on the TMS32020). In this way, the device can handle both edge-triggered and level-triggered interrupts.

Figure 3–30. Internal Interrupt Logic Diagram




Due to the level sensitivity of the external interrupts and the synchronization of the interrupts (first on Q2, then on Q1 of the following machine cycle), the  $\overline{\text{INT}}$  line *must be* set to an inactive high at least two cycles before the enabling interrupts (EINT). If this criteria is not met, the TMS320C25 will immediately take the interrupt trap following the EINT plus the next instruction.

If the INTM bit and mask register have been properly enabled, the interrupt signal is accepted by the processor. An IACK (interrupt acknowledge) signal is then generated. The IACK clears the appropriate interrupt edge flip-flop and disables the INTM latch. The logic is the same for INT1 and INT2.

In a typical interrupt (INT2–INT0) operation, the interrupt is generated by a negative-going edge, and the IFR bit is set. Because INTM is disabled when the interrupt is acknowledged, the level may continue to be present on the INT input without generating further interrupts. If the level is removed before an EINT instruction is executed, no further interrupts are generated. If a low level continues to be present after the EINT, another interrupt is generated after the EINT/ next instruction sequence. In addition, if the INT pin is pulsed between the previous IACK and EINT, another interrupt is generated after EINT/RET because the corresponding IFR bit is again set. Figure 3–31 shows an interrupt, interrupt acknowledge, and various other signals for the special case of single-cycle instructions. An interrupt generated during the current (N) fetch cycle still allows the fetch and execution of that instruction. The N+1 and N+2 instructions are also fetched, then discarded, and the address N+1 is pushed onto the top of the stack. The instruction is fetched again upon a return command from the interrupt routine.





**Notes:** 1) N is the program memory location for the current instruction.

- 2) I is the interrupt vector location in program memory for the active interrupt.
- For simplicity, this example shows only the execution of single-cycle instructions fetched from external program memory, rather than multicycle instructions.

Three dummy execute cycles occur on an interrupt, as shown in the timing diagram for the TMS320C25 (Figure 3–31). The IACK signal is asserted low during CLKOUT1 low when the device initiates a fetch from the interrupt location I. Note that IACK is a valid signal only when CLKOUT1 is low. An external device can determine which interrupt had occurred by latching the address bus value present on A4–A1 with the rising edge of CLKOUT2 when IACK is low.

## 3.9 Serial Port

A full-duplex on-chip serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

Both receive and transmit operations are double-buffered on the TMS320C25, thus allowing a continuous bit stream even if FSX is an output. The use of the frame sync mode (FSM) bit provides continuous operation that, once initiated, requires no further frame synchronization pulses. No minimum CLKR/CLKX frequency ( $f_{min} = 0$  Hz) is required for serial port operation.


The bits, pins, and registers that control serial port operation are listed in Table 3–8. Availability of a function on a particular device is also indicated.

Table 3–8. Serial Port Bits, Pins, and Registers

	Serial Port Bits/Pins/Registers	TMS32020	TMS320C25
FO	Format bit	Yes	Yes
TXM	Transmit mode bit	Yes	Yes
FSM	Frame synchronization mode bit	No	Yes
CLKX	Transmit clock signal	Yes	Yes
CLKR	Receive clock signal	Yes	Yes
DX	Transmitted serial data signal	Yes	Yes
DR	Received serial data signal	Yes	Yes
FSX	Transmit framing synchronization signal	Yes	Yes
FSR	Receive framing synchronization signal	Yes	Yes
DXR	Data transmit register	Yes	Yes
DRR	Data receive register	Yes	Yes
XSR	Transmit shift register	No	Yes
RSR	Receive shift register	No	Yes

The serial port uses two memory-mapped registers: the data transmit register (DXR) that holds the data to be transmitted by the serial port, and the data receive register (DRR) that holds the received data (see Figure 3–32). Both registers operate in either the 8-bit byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. Any instruction accessing data memory can be used to read from or write to these registers; however, the BLKD (block move from data memory to data memory) instruction cannot be used to read these registers. The DXR and DRR registers are mapped into locations 0 and 1 in the data address space. The XSR and RSR registers are not directly accessible through software.

### Figure 3–32. The DRR and DXR Registers



If the serial port is not being used, the DXR and DRR registers can be used as general-purpose registers. In this case, the CLKR or FSR should be connected to a logic low to prevent a possible receive operation from being initiated.


Three bits in status register ST1 are used to control the serial port operation: FO, TXM, and FSM. The FO (format) bit defines whether data to be transmitted and received is an 8-bit byte or a 16-bit word. If FO = 0, the data is formatted in 16-bit words. If FO = 1, the data is formatted in 8-bit bytes. In the 8-bit mode, only the eight least significant bits are used for transmit/receive operations. The FO bit is loaded by the FORT (format serial port registers) instruction. On reset, FO is set to 0.


The TXM (transmit mode) bit is used to determine if the frame synchronization pulse for the transmit operation is generated externally or internally. If TXM = 1, the FSX pin becomes an output pin, and a framing pulse is produced on the FSX pin every time the DXR register is loaded. This framing pulse is synchronized with the rising edge of CLKX. If TXM = 0, the FSX pin becomes an input pin. The TMS320C2x then waits for an external synchronization pulse before beginning transmission. On a reset, TXM is set to zero, configuring FSX to be an input. The TMS32020 is loaded by the LST1, STXM, or RTXM instructions. If DXR on the TMS32020 is loaded before the previous word is completely sent, the serial port immediately begins transmitting the new word. The bits of the previous word that have not been sent are lost. If TXM = 1 on the TMS32020, a new FSX pulse is generated. If TXM = 0, the serial port immediately begins transmitting the new word.

The FSM (frame synchronization mode) status register bit is used to determine whether frame sync pulses are required for each serial port transfer. When FSM = 1, frame sync pulses are required; consequently, they are not required when FSM = 0. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction. When FSM = 1 and frame sync pulses are required, an FSX pulse will cause the XSR to be loaded with data from the DXR, and transmission will begin. If an FSX is presented prior to the last bit of the current transmission, the XSR will be reloaded from the DXR, thus aborting the current transmission and immediately beginning a new one. The frame sync mode is useful in communicating to PCM highways. For ATT T1 and CCITT G711/712 lines, the processor can communicate directly in these formats by counting the transmitted/received bytes in software and performing SFSM/RFSM instructions as needed to set/reset the FSM bit.

## 3.9.1 Transmit and Receive Operations

The transmit and receive sections of the serial port are implemented separately to allow independent transmit and receive operations. Externally, the serial port interface is implemented using the six serial port pins. Figure 3–33 shows the registers and pins used in transmit and receive operations. Note that on the TMS32020, the DXR and XSR are combined as one single register; the DRR and RSR are combined as another single register.







Data is clocked onto the DX pin from the XSR of the TMS320C25 by a CLKX signal. Data is clocked into the RSR of the TMS320C25 from the DR pin by a CLKR signal. On the TMS32020, the data on the pins is clocked directly out of the DXR or into the DRR. CLKX and CLKR are required to be present only during actual serial port transfers, and may be stopped when no data is being transferred. Data bits can be transferred in either 8-bit bytes or 16-bit words. Data is clocked out to DXR on the rising edges of CLKX, while data is clocked in from DRR on the falling edges of CLKR. The MSB of the data is transferred first.

The XSR and RSR are connected to the DXR and DRR, respectively. For transmit operations, the contents of DXR are transferred to XSR when a new transmission begins. For a receive operation, the contents of RSR are transferred to DRR when all of the bits have been received. Thus, the serial port is doublebuffered because data may be transferred to or from the DXR or DRR while another transmit or receive operation is being performed.

Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse. The exception to this is when the continuous mode of operation is used with FSM = 0, as described in a subsequent paragraph. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations.

The transmit timing diagram is shown in Figure 3–34. The transmit operation begins when data is written into the data transmit register (DXR). The TMS320C2x begins transmitting data when the frame synchronization pulse (FSX) goes low while CLKX is high or going high. The data, starting with the MSB, is then shifted out via the DX pin with the rising edge of CLKX. When all bits have been transmitted, an internal transmit interrupt (XINT) is generated on the rising edge of CLKX. When the serial port is not transmitting, DX is placed in the high-impedance state.






DX and FSX are unaffected by assertion of the HOLD input. Upon assertion of HOLD, any serial port transmission in progress on the DX pin is completed before DX is placed in the high-impedance state. FSX remains configured as either an input or output, remaining low if it is an output.

The receive operation is similar to the transmit operation. The receive timing diagram is shown in Figure 3–35. Reception is initiated by a frame synchronization pulse on the FSR pin. After FSR goes low, data on the DR pin is clocked into the RSR register on the TMS320C25 (DRR register on the TMS32020) on every negative-going edge of CLKR. The first data bit is considered the MSB, and RSR is filled accordingly. After all the bits have been received (as specified

by FO), an internal receive interrupt (RINT) is generated on the rising edge of CLKR, and the contents of RSR are transferred to DRR. Note that on the TMS32020, the DRR should not be read before an RINT is received; otherwise, the bits that have not been clocked at the time of the read will contain the data from a previous transfer. Similarly, an overrun of the DRR register will be prevented by having the DRR read before the next FSR.





### 3.9.2 Timing and Framing Control

Upon completion of a serial port transfer, an internal interrupt is generated. The RINT interrupt is generated for a receive operation, and XINT is generated for a transmit operation. RINT and XINT are generated on the rising edge of CLKR and CLKX, respectively, after the last bit is transferred. Note that if DRR is read before a RINT is received, it will contain the data from the previous operation. Similarly, if DXR is loaded more than once after an XINT is generated (in the continuous transmission mode), only the last value written will be loaded into XSR for the next transmit operation.

When the TMS320C2x is reset, TXM is cleared to zero, and DX is placed in the high-impedance state. Any transmit or receive operation that is in progress when the reset occurs is terminated.

The transmit framing synchronization pulse can be generated internally or externally. The maximum speed of the serial port is 5 MHz. The timing of the serial port signals is compatible with the TI/Intel 29C1x series codecs. The timing is also compatible with the AMI S3506 series codecs if the frame synchronization signals are inverted.


Serial port transfers on the TMS320C25 are generally initiated by a frame sync pulse, except when the continuous mode of operation is used with FSM = 0. Frame sync pulses are input on FSX for transmit operations and on FSR for


receive operations. If FSM = 1, frame sync pulses are required; if FSM = 0, they are not required. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction.


### 3.9.3 Burst-Mode Operation

In burst-mode serial port operation, transfers are separated in time by periods of no serial port activity (the serial port does not operate continuously). For burst-mode operation, FSM must be set to one. Timing of the serial port in this mode of operation is shown in Figure 3–36 and Figure 3–37.










When TXM = 1 (in the transmit operation) and the serial port register DXR is loaded, a framing pulse is generated on the next rising edge of CLKX. XSR is loaded with the current contents of DXR while FSX is high and CLKX is low. Transmission begins when FSX goes low while CLKX is high or is going high. Figure 3–36 shows the timing for the byte mode (FO = 1). XINT is generated on the rising edge of CLKX after all 8 or 16 bits have been transmitted and DX is placed in the high-impedance state. If DXR is reloaded before the next rising edge of CLKX after XINT, FSX will again be generated as shown, and XSR will be reloaded.

The receive operation is similar to the transmit operation. The contents of RSR are loaded into DRR while CLKR is low, just after reception of the last bit sent by the transmitting device (see Figure 3–37). RINT is generated on the next rising edge of CLKR, and DRR may be read at any time before the reception of the final bit of the next transmission. When operating in the byte mode, the eight MSBs of the DRR are the contents of the eight LSBs of the DRR prior to reception of the current byte, as shown in Figure 3–38 for the TMS320C25. On the TMS32020, the most significant byte is unaffected by successive 8-bit receive operations.





# 3.9.4 Continuous Operation Using Frame Sync Pulses (TMS320C25)

The TMS320C25 provides two modes of operation that allow the use of a continuous stream of serial data. When FSM = 1, frame sync pulses are required. Because DXR is double-buffered, continuous operation is achieved even if TXM = 1. Writing to DXR during a serial port transmission does not abort the transmission in progress, but, instead, DXR stores that data until XSR can be reloaded. As long as DXR is reloaded before the CLKX rising edge on the final bit being transmitted, the FSX pulse will go high on the rising edge of CLKX during the transmission of the final bit and fall on the next rising edge when transmission of the word just loaded begins. If DXR is not reloaded within this period and FSM = 1, the DX pin will be placed in a high-impedance state for at least one CLKX cycle until DXR is reloaded (as described in the previous section). Figure 3–39 and Figure 3–40 show the timing diagrams for the continuous operation with frame sync pulses.







Figure 3–40. Serial Port Receive Continuous Operation (FSM = 1)



Continuous receive operation with FSM = 1 is identical to that of burst-mode operation with the exception that FSR is pulsed during reception of the final bit.

#### 3.9.5 Continuous Operation Without Frame Sync Pulses (TMS320C25)

The continuous mode of operation on the TMS320C25 allows transmission and reception of a continuous bit stream without requiring frame sync pulses every 8 or 16 bits. This mode is selected by setting FSM = 0.


Figure 3–41 and Figure 3–42 show operation of the serial port for both states of TXM to illustrate differences in operation for each case. FSM is initially set

to one, and frame sync pulses are required to initiate serial transfers. Before the completion of the transmission (that is, before the next serial port interrupt), the FSM must be reset to zero by means of an RFSM (reset FSM) instruction. RFSM can occur either before or after the write to DXR or read from DRR. From this point on, the FSX and FSR inputs are ignored, with transmission occurring every CLKX cycle and reception occurring every CLKR cycle as long as those clocks are present.


If FSX is configured as an output, it will remain low until FSM is set back to one and DXR is reloaded. If DXR is not reloaded with new data every XINT (every 8 or 16 CLKX cycles, depending on FO), the last value loaded will be transmitted on DX continuously. Note that this is different from the case with FSM = 1 where DX is placed into a high-impedance state if DXR is not reloaded before transmission of the last bit of the current word in XSR. For example, if byte C is not loaded into DXR as indicated in Figure 3–41, bits of byte B (B1–B8) will be retransmitted instead of bits of byte C as shown.


For receive operations, DRR is loaded from RSR (and an RINT is generated) every 8 or 16 CLKR cycles (depending on FO), regardless of whether or not DRR has been read. An overrun of DRR is also possible with FSM = 1 if DRR is not read before the next RINT. The only way to stop continuous transmission or reception once started, when FSM = 0, is either to stop CLKX or CLKR or to perform an SFSM (set FSM) instruction.

Continuous transmission without frame sync pulses is very useful in communicating directly to telephone system PCM highways. For ATT T1 and CCITT G711/712 lines, FSX and FSR pulses are generated only every 24 or 32 bytes. By counting the transmitted and received bytes in software after an initial FSX or FSR and performing SFSM and RFSM instructions as required, the TMS320C25 can easily be made to communicate in these formats.



*Figure 3–41. Serial Port Transmit Continuous Operation (FSM = 0)* 





# 3.9.6 Initialization of Continuous Operation Without Frame Sync Pulses (TMS320C25)

FSM is normally initialized during an XINT or RINT service routine to enable or disable FSX and FSR, respectively, for the next serial port operation. It is necessary to start this mode with FSM = 1 so that the first data transferred out of the serial port is the data written to the DXR register. Otherwise, the serial port starts transmitting the contents of the shift register before loading it with the value stored in the DXR register. Upon each completion of a data packet transmission, it loads the data contained in the DXR register into the shift register and continues transmitting. After the first frame pulse has been generated by or sent to the TMS320C25, the FSM bit must be reset to 0 using the RFSM instruction. This must be done before the next serial port interrupt to ensure continuous transmission. If continuous transmission is stopped via software, this initiation sequence must be repeated to restart the continuous mode operation.

As shown in Figure 3–43 and Figure 3–44, RFSM may occur before a write to DXR, regardless of the state of TXM. If TXM = 1, FSX is generated in a normal manner on the next rising edge of CLKX, but only once. If TXM = 0, the TMS320C25 waits to transmit until FSX is pulsed, but from then on, the FSX input is ignored. Note that just as in the case of continuous-mode operation without sync pulses described in subsection 3.9.5, the first data written to DXR (byte A) is output twice unless DXR is reloaded before the second transmission is started. It is important to consider this dummy cycle when using continuous-mode serial operation.

The receive timings are the same as those for the transmit operations with TXM = 0. The TMS320C25 waits to receive data until FSR is pulsed, but thereafter the FSR input is ignored. No dummy cycle is associated with the receive operation; this is because DRR has a post-buffering nature as opposed to the prebuffering nature of DXR.







Figure 3–44. Continuous Receive Operation Initialization



## 3.10 Multiprocessing and Direct Memory Access (DMA)

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements. Some of the system configurations using the TMS320C2x are as follows:

- A standalone system (single processor),
- A multiprocessor with devices in parallel,
- A host/slave multiprocessor with shared global data memory space, or
- A peripheral processor interfaced using processor-controlled signals to another device.


These system configurations are made possible by three specialized features of the TMS320C2x: the synchronization function utilizing the SYNC input, the global memory interface, and the hold function implemented with the HOLD and HOLDA pins. The following sections describe these functions in detail.

#### 3.10.1 Synchronization

In a multiprocessor environment, the SYNC input can be used to greatly ease interface between processors. This input is used to cause each TMS320C2x in the system to synchronize its internal clock, thereby allowing the processors to run in lock-step operation.

Multiple TMS320C2x devices are synchronized by using common SYNC and external clock inputs. A negative transition on SYNC sets each processor to internal quarter-phase one (Q1). This transition must occur synchronously with the rising edge of CLKIN. On the TMS320C25, there is a two-CLKIN-cycle delay following the cycle in which SYNC goes low, before the synchronized Q1 occurs. On the TMS32020, there is no delay.

The timing diagrams for the  $\overline{\text{SYNC}}$  input are shown in Figure 3–45 and Figure 3–46 for the TMS32020 and TMS320C25, respectively. Note that the internal clock timing relationships are different in the TMS32020 and TMS320C25 (see Appendix E and subsection 3.7.2).







Figure 3–46. Synchronization Timing Diagram (TMS320C25)



Normally,  $\overline{SYNC}$  is applied while  $\overline{RS}$  is active. If  $\overline{SYNC}$  is asserted after a reset, the following can occur:

- The processor machine cycle is reset to Q1, provided that the timing requirements for SYNC are met. If SYNC is asserted at the beginning of Q1, Q3, or Q4, the current instruction is improperly executed. If SYNC is asserted at the beginning of Q2, the current instruction is executed properly.
- If SYNC does not meet the timing requirements, unpredictable processor operation occurs. A reset should then be executed to place the processor back in a known state.

#### 3.10.2 Global Memory

For multiprocessing applications, the TMS320C2x is capable of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals.

Global memory is memory shared by more than one processor; therefore, access to it must be arbitrated. When using global memory, the processor's address space is divided into local and global sections. The local section is used by the processor to perform its individual function, and the global section is used to communicate with other processors.


A memory-mapped global memory allocation register (GREG) specifies part of the TMS320C2x's data memory as global external memory. GREG, which is memory-mapped at data memory address location 5, is an eight-bit register connected to the eight LSBs of the internal D bus. The upper eight bits of location 5 are nonexistent and read as 1s.


The contents of GREG determine the size of the global memory space. The legal values of GREG and corresponding global memory spaces are shown in Table 3–9. Note that values other than those listed in the table lead to fragmented memory maps.

Table 3–9. Global Data Memory Co	nfigurations
----------------------------------	--------------

GREG Value	Local Me	mory	Global Mem	ory
	Range	# Words	Range	# Words
000000XX	0h - OFFFFh	65,536	<u> </u>	0
10000000	0h - 07FFFh	32,768	08000h - 0FFFFh	32,768
11000000	0h - OBFFFh	49,152	0C000h — 0FFFFh	16,384
11100000	0h - ODFFFh	57,344	0E000h - 0FFFFh	8,192
11110000	0h - OEFFFh	61,440	0F000h - 0FFFFh	4,096
11111000	0h - OF7FFh	63,488	0F800h — 0FFFFh	2,048
11111100	0h - OFBFFh	64,512	0FC00h - 0FFFFh	1,024
11111110	0h - OFDFFh	65,024	OFEOOh - OFFFFh	512
11111111	0h - OFEFFh	65,280	OFFOOh - OFFFFh	256

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG), BR is asserted low with DS to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the TMS320C2x has control. The length of the memory cycle is controlled by the READY line. One wait-state timing is shown in Figure 3–47. Note that all signals not shown have the same timing as in the normal read or write case.





#### 3.10.3 The Hold Function

The TMS320C2x supports direct memory access (DMA) to its local (off-chip) program, data, and I/O spaces. Two signals, HOLD and HOLDA, are provided to allow another device to take control of the processor's buses. Upon receiving a HOLD signal from an external device, the processor acknowledges by bringing HOLDA low. The processor then places its address and data buses

as well as all control signals ( $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ ,  $\overline{R}/W$ , and  $\overline{STRB}$ ) in the high-impedance state. The serial port output pins, DX and FSX, are not affected by HOLD. Signaling between the external processor and the TMS320C2x can be performed by using interrupts.

The timing for the HOLD and HOLDA signals is shown in Figure 3–48. HOLD has the same setup time as READY and is sampled at the beginning of quarterphase 3 (see Appendix C for phase relationships on the TMS32020). If the setup time is met, it takes three machine cycles before the buses and control signals go to the high-impedance state. Note that unlike the external interrupts (INT2 – INT0), HOLD is not a latched input. The external device must keep HOLD low until it receives a HOLDA from the TMS320C2x.

If the TMS320C2x is in the middle of a multicycle instruction, it will finish the instruction before entering the hold state. After the instruction is completed, the buses are placed in the high-impedance state. This also applies to instructions that become multicycle due to insertion of wait states or to the use of RPT/RPTK instructions.

After HOLD is deasserted, program execution resumes from the same point at which it was halted. HOLDA is removed synchronously with HOLD, as shown in Figure 3–48. If the setup time is met, two machine cycles are required before the buses and control signals become valid.

HOLD is not treated as an interrupt. If the TMS320C2x was executing the IDLE instruction before entering the hold state, it resumes executing IDLE once it leaves the hold state.

The hold function on the TMS320C25 has two distinct operating modes:


- A TMS32020-like mode, in which execution is suspended during assertion of HOLD, and
- A TMS320C25 concurrent DMA mode, in which the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.


The operating mode is selected by the HM (hold mode) status register bit on the TMS320C25. The HOLD signal is pulled low, as shown in the first part of Figure 3–48. When HM = 1, the TMS320C25 halts program execution and enters the hold state directly. When HM = 0, the processor enters the hold state directly, as shown in Figure 3–48, if program execution is from external memory or if external data memory is being accessed. If program execution is from internal memory, however, and if no external data memory accesses are required, the processor enters the hold state externally, but program execution continues internally. This allows more efficient system operation because a program may continue executing while an external DMA operation is being performed.

Program execution ceases until  $\overline{HOLD}$  is removed if the processor is in a hold state with HM = 0 and an internally executing program requires an external


access, or if the program branches to an external address. Also, if a repeat instruction that requires the use of the external bus is executing with HM = 0 and a hold occurs, the hold state is entered after the current bus cycle. If this situation occurs with HM = 1, the hold state will not be entered until the repeat count is completed. HM is set and reset by the SHM (set hold mode) and RHM (reset hold mode) instructions, respectively.


All interrupts are disabled while  $\overline{\text{HOLD}}$  is active with HM = 1. If an interrupt is received during this period, the interrupt is latched and remains pending. Therefore,  $\overline{\text{HOLD}}$  itself does not affect any interrupt flags or registers. When HM = 0, interrupts function normally.





- Notes: 1) N is the program memory location for the current instruction.
  - 2) This example shows only the execution of single-cycle instructions fetched from external program memory.





- **Notes:** 3) N is the program memory location for the current instruction.
  - This example shows only the execution of single-cycle instructions fetched from external program memory.

## 3.11 General Description of the TMS320C26

The TMS320C26 is a spin-off of the TMS320C25. It is processed in CMOS technology, is capable of an instruction cycle time of 100 ns, and is pin-for-pin and object-code compatible with the TMS32020 and TMS320C25 with the exception of the instructions for on-chip-memory configuration. The TMS320C26's enhancement over the TMS320C25 is basically the larger on-chip RAM (see the block diagram in Figure 3–3), divided into 4 blocks with 1568 words altogether. The three blocks, B0, B1, and B3 — each with 512 × 16 bits — are configurable as data or program memory. The block B2 with 32 × 16 bits is identical with the same block of the TMS320C25 and is usable as data memory.

The ROM of the TMS320C26 consists of 256 words. It can be used for the programming of a bootstrap program and an interrupt handler or to implement selftest routines.

In many applications, the large internal memory of the TMS320C26 allows you to build single-chip solutions with all data and programs internal and the option to reload programs or algorithms. A memory size of 1568 words allows the TMS320C26 to handle a data array of, for example, 1024 words with an on-chip program RAM of 512 words and additional 32 words of data RAM. When using internal blocks as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed. The TMS320C26 allows the DMOV function in all internal data memory blocks. An-FIR filter programmed with the MAC or MACD instructions can use the internal program RAM for storing the coefficients.

# **Chapter 4**

# Assembly Language Instructions

The TMS320C2x instruction set supports numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. TMS320C1x source code is upward-compatible with TMS320C2x source code. TMS32020 object code is upward-compatible with TMS320C25 object code.

This section describes the assembly language instructions for the TMS320C2x microprocessor.

Topics in this chapter include:

Sect	tion	Page
4.1	Memory Addressing Modes	4-2
4.2	Instruction Set	4-11
4.3	Individual Instruction Descriptions	4-18

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

#### 4.1 Memory Addressing Modes

The TMS320C2x instruction set provides three memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode

Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). The following sections describe each addressing mode and give the opcode formats and some examples for each mode.


#### 4.1.1 Direct Addressing Mode


In the direct memory addressing mode, the instruction word contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page. The DP register is loaded through the LDP (load data memory page pointer), LDPK (load data memory page pointer immediate), or LST (load status register ST0) instructions.

#### Note:

The data page pointer is not initialized by reset and is therefore undefined after powerup. The TMS320C2x development tools, however, utilize default values for many parameters, including the data page pointer. Because of this, programs that do not explicitly initialize the data page pointer may execute improperly, depending on whether they are executed on a TMS320C2x device or by using a development tool. Thus, it is critical that all programs initialize the data page pointer in software.

Figure 4–1 illustrates how the 16-bit data address is formed.





Direct addressing can be used with all instructions except CALL, the branch instructions, immediate operand instructions, and instructions with no operands. The direct addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		(	Эрсос	de				0				dma			

Bits 15 through 8 contain the opcode. Bit 7 = 0 defines the addressing mode as direct, and bits 6 through 0 contain the data memory address (dma).

Example of Direct Addressing Format:


ADD 9,5 Add to accumulator the contents of data memory location 9 left-shifted 5 bits.


									6						
0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1

The opcode of the ADD 9,5 instruction is 05h and appears in bits 15 through 8. The notation nnh indicates nn is a hexadecimal number. The shift count of 5h appears in bits 11 through 8 of the opcode. The data memory address 09h appears in bits 6 through 0.

#### 4.1.2 Indirect Addressing Mode

The auxiliary registers (AR) provide flexible and powerful indirect addressing. Five auxiliary registers (AR0–AR4) are provided on the TMS32020, and eight auxiliary registers (AR0–AR7) are available on the TMS320C25. To select a specific auxiliary register, the auxiliary register pointer (ARP) is loaded with a value from 0 through 4 or 7, designating AR0 through AR4 or AR7, respectively (see Figure 4–2).





16-Bit Data Address

<sup>†</sup>TMS320C25, TMS320E25, and TMS320C26.

The contents of the auxiliary registers may be operated upon by the auxiliary register arithmetic unit (ARAU), which implements 16-bit unsigned arithmetic. The ARAU performs auxiliary register arithmetic operations in the same cycle as the execution of the instruction. (Note that the increment or decrement of the indicated AR is always executed after the use of that AR in the instruction.)

In indirect addressing, any location in the 64K data memory space can be accessed via the 16-bit addresses contained in the auxiliary registers. These may be loaded by the instructions LAR (load auxiliary register), LARK (load auxiliary register immediate), and LRLK (load auxiliary register long immediate). The auxiliary registers on the TMS320C25 may be modified by ADRK (add to auxiliary register short immediate) or SBRK (subtract from auxiliary register short immediate). The TMS320C2x auxiliary registers may also be modified by the MAR (modify auxiliary register) instruction or, equivalently, by the indirect addressing field of any instruction supporting indirect addressing. AR(ARP) denotes the auxiliary register selected by ARP.

The following symbols are used in indirect addressing, including bit-reversed (BR) addressing:

- \* Contents of AR(ARP) are used as the data memory address.
- \*- Contents of AR(ARP) are used as the data memory address, then decremented after the access.
- \*+ Contents of AR(ARP) are used as the data memory address, then incremented after the access.
- \*0- Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it after the access.
- \*0+ Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it after the access.
- **\*BR0–** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it, with reverse carry (rc) propagation, after the access (TMS320C25).

# **\*BR0+** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it, with reverse carry (rc) propagation, after the access (TMS320C25).

There are two main types of indirect addressing with indexing:

- Regular indirect addressing with increment or decrement, and
- Indirect addressing with indexing based on the value of AR0: Indexing by adding or subtracting the contents of AR0, or Indexing by adding or subtracting the contents of AR0 with the carry propagation reversed (for FFTs on the TMS320C25).

In either case, the contents of the auxiliary register pointed to by the ARP register are used as the address of the data memory operand. Then, the ARAU performs the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value. All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one, or it may be based upon the contents of AR0.

Bit-reversed addressing modes on the TMS320C25 allow efficient I/O to be performed for the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected and AR0 is added to/subtracted from the current auxiliary register. Typi-

cal use of this addressing mode requires that AR0 first be set to a value corresponding to one-half of the array size, and AR(ARP) be set to the base address of the data (the first data point). See subsection 5.7.4 for an FFT example using bit-reversed addressing modes.

Indirect addressing can be used with all instructions except immediate operand instructions and instructions with no operands. The indirect addressing format is as follows:

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Ор	code			1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV determines whether AR0 will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, AR0 may be added to or subtracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and AR0. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4-1 shows the correspondence of bit pattern and arithmetic operation.

Bits			Arithmetic Operation						
6	5	4							
0	0	0	No operation on AR(ARP)						
0	0	1	$AR(ARP) - 1 \rightarrow AR(ARP)$	,					
0	1	0	$AR(ARP) + 1 \rightarrow AR(ARP)$						
0	1	1	Reserved						
1	0.	0	AR(ARP) – AR0 $\rightarrow$ AR(ARP) [reverse carry propagation] †						
1	0	1	$AR(ARP) - AR0 \rightarrow AR(ARP)$						
1	1	0	$AR(ARP) + AR0 \rightarrow AR(ARP)$						
1	1	1	AR(ARP) + AR0 $\rightarrow$ AR(ARP) [reverse carry propagation] †						

Table 4–1. Indirect Addressing Arithmetic Operations

† TMS320C25, TMS320E25, and TMS320C26.

Bit 3 and bits 2 through 0 control the auxiliary register pointer (ARP). Bit 3 (NAR) determines if a new value is loaded into the ARP. If bit 3 = 1, the contents of bits 2 through 0 (Y = next ARP) are loaded into the ARP. If bit 3 = 0, the contents of the ARP remain unchanged.

Table 4–2 shows the bit fields, notation, and operation used for indirect addressing. For some instructions, the notation in Table 4–2 includes a shift code: for example, \*0+,8,3 where 8 is the shift code and Y = 3.

Instruction Field Bits 15 – 8 7 6 5 4 3 2 1 0	Notation	Operation
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*	No manipulation of ARs/ARP
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 0 \ 1 \leftarrow \text{Y} \rightarrow$	*,Y	Y → ARP
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 0 \ 1 \ 0 \ \leftarrow \text{Y} \rightarrow$	*_	$AR(ARP) -1 \rightarrow AR(ARP)$
$\leftarrow Opcode \rightarrow 1 \ 0 \ 0 \ 1 \ 1 \leftarrow Y \rightarrow$	*–,Y	$AR(ARP) -1 \rightarrow AR(ARP) Y \rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 1 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*+	AR(ARP) +1 → AR(ARP)
$\leftarrow \text{Opcode} \rightarrow 1 \ 0 \ 1 \ 0 \ 1 \ \leftarrow \text{Y} \rightarrow$	*+,Y	$AR(ARP)+1 \rightarrow AR(ARP) Y \rightarrow ARP$
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 0 \ 0 \ \leftarrow \text{Y} \rightarrow$	*BR0	$AR(ARP)$ -rcAR0 $\rightarrow$ AR(ARP) †
← Opcode →1 1 0 0 1 ← Y →	*BR0–,Y	$\begin{array}{l} AR(ARP)-rcAR0 \rightarrow AR(ARP) \\ Y \rightarrow ARP \end{array}$
$\leftarrow \text{Opcode} \rightarrow 1 \ 1 \ 0 \ 1 \ 0 \leftarrow \text{Y} \rightarrow$	*0	$AR(ARP)-ARO \rightarrow AR(ARP)$
← Opcode →1 1 0 1 1 ← Y →	*0–,Y	$\begin{array}{l} AR(ARP) - AR0 \rightarrow AR(ARP) \\ Y \rightarrow RP \end{array}$
$\leftarrow Opcode \rightarrow 1 \ 1 \ 1 \ 0 \ 0 \leftarrow Y \rightarrow$	*0+	$AR(ARP)+AR0 \rightarrow AR(ARP)$
← Opcode →1 1 1 0 1 ← Y →	*0+,Y	$\begin{array}{l} AR(ARP) + AR0 \rightarrow AR(ARP) \\ Y \rightarrow ARP \end{array}$
$\leftarrow Opcode \rightarrow 1 \ 1 \ 1 \ 1 \ 0 \ \leftarrow Y \rightarrow$	*BR0+	$AR(ARP)+rcAR0 \rightarrow AR(ARP) \dagger$
$\leftarrow Opcode \rightarrow 1 \ 1 \ 1 \ 1 \ 1 \ \leftarrow Y \rightarrow$	*BR0+,Y	$AR(ARP)+rcAR0 \rightarrow AR(ARP)$ Y $\rightarrow ARP \dagger$

Table 4–2. Bit Fields for Indirect Addressing

 $\dagger$  BR = bit-reversed addressing mode, and rc = reverse carry propagation (TMS320C25 and TMS320C26).

The CMPR (compare auxiliary register with AR0), and BBZ/BBNZ (branch if TC bit equal/not equal to zero) instructions facilitate conditional branches based on comparisons between the contents of AR0 and the contents of AR(ARP).

The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively.

The following examples illustrate the indirect addressing format:

**Example 1** ADD \*+,8 Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The opcode is 08A0h, as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0

- *Example 2* ADD \*,8 As in Example 1, but with no autoincrement; the opcode is 0880h.
- **Example 3** ADD \*-,8 As in Example 1, except that the current auxiliary register is decremented by one; the opcode is 0890h.
- *Example 4* ADD \*0+,8 As in Example 1, except that the contents of auxiliary register AR0 are added to the current auxiliary register; the opcode is 08E0h.
- *Example 5* ADD \*0–,8 As in Example 1, except that the contents of auxiliary register AR0 are subtracted from the current auxiliary register; the opcode is 08D0h.
- *Example 6* ADD \*+,8,3 As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value 3 for subsequent instructions; the opcode is 08ABh.
- *Example 7* ADD \*BR0–,8 The contents of auxiliary register AR0 are subtracted from the current auxiliary register with reverse carry propagation (TMS320C25); the opcode is 08C0h.
- *Example 8* ADD \*BR0+,8 The contents of auxiliary register AR0 are added to the current auxiliary register with reverse carry propagation (TMS320C25); the opcode is 08F0h.

#### 4.1.3 Immediate Addressing Mode

In immediate addressing, the instruction word(s) contains the value of the immediate operand. The TMS320C2x has both single-word (8-bit and 13-bit constant) short immediate instructions and two-word (16-bit constant) long immediate instructions. The immediate operand is contained within the instruction word itself in short immediate instructions. In long immediate instructions, the word following the instruction opcode is used as the immediate operand.

The following short immediate instructions contain the immediate operand in the instruction word and execute within a single instruction cycle. The length of the constant operand is instruction-dependent. Note that the ADDK, ADRK, SBRK, and SUBK instructions are available on the TMS320C25.

ADDK	Add to accumulator short immediate (8-bit absolute constant)
ADRK	Add to auxiliary register short immediate (8-bit absolute constant)
LACK	Load accumulator short immediate (8-bit absolute constant)
LARK	Load auxiliary register short immediate (8-bit absolute constant)
LARP	Load auxiliary register pointer (3-bit constant)
LDPK	Load data memory page pointer immediate (9-bit constant)
МРҮК	Multiply immediate (13-bit 2s-complement constant)
RPTK	Repeat instruction as specified by immediate value (8-bit constant)
SBRK	Subtract from auxiliary register short immediate (8-bit absolute constant)
SUBK	Subtract from accumulator short immediate (8-bit absolute constant).

Example of short immediate addressing format:

**RPTK 99** Execute the instruction following this instruction 100 times.

With the RPTK instruction, the immediate operand is contained as a part of the instruction opcode. The instruction format for RPTK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1			8-1	Bit Co	onstai	nt		

For long immediate instructions, the constant is a 16-bit value in the word following the opcode. The 16-bit value can be optionally used as an absolute constant or as a 2s-complement value.

ADLK	Add to accumulator long immediate with shift (absolute or 2s complement)
ANDK	AND immediate with accumulator with shift
LALK	Load accumulator long immediate with shift (absolute or 2s complement)
LRLK	Load auxiliary register long immediate
ORK	OR immediate with accumulator with shift

- SBLK Subtract from accumulator long immediate with shift (absolute or 2s complement)
- **XORK** Exclusive-OR immediate with accumulator with shift.

Example of long immediate addressing format:

ADLK 16384,2 Add to the accumulator the value 16384 with a shift to the left of two, effectively adding 65536 to the contents of the accumulator.

The ADLK instruction uses the word following the instruction opcode as the immediate operand. The instruction format for ADLK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Shift				0	0	0	0	0	1	0
	16-Bit Constant														

# 4.2 Instruction Set

The following sections list the symbols and abbreviations used in the instruction set summary and in the instruction descriptions. The complete instruction set summary is organized according to function. A detailed description of each instruction is listed in the instruction set summary.

#### 4.2.1 Symbols and Abbreviations

Table 4–3 lists symbols and abbreviations used in the instruction set summary (in Table 4–4) and the individual instruction descriptions.

## Table 4–3. Instruction Symbols

bols	
Symbol	Meaning
A	Port address
ACC	Accumulator
ARB	Auxiliary register pointer buffer
ARn	Auxiliary register n (AR0, AR1 assembler symbols equal to 0 or 1)
ARP	Auxiliary register pointer
В	4-bit field specifying a bit code
BIO	Branch control input
С	Carry bit
CM	2-bit field specifying compare mode
CNF	On-chip RAM configuration control bit
D	Data memory address field
DATn	Label assigned to data memory location n
dma	Data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
HM	Hold mode bit
1	Addressing mode bit
INTM	Interrupt mode flag bit
к	Immediate operand field
MCS	Microcall stack
nnh	nnh = hexadecimal number (others are decimal values)
ov	Overflow mode flag bit
OVM	Overflow mode bit
Р	Product register
PA	Port address (PA0–PA15 assembler symbols equal to 0 through 15)
PC	Program counter
PFC	Prefetch counter
PM	2-bit field specifying P register output shift code
pma	Program memory address
PRGn	Label assigned to program memory location n
R	3-bit operand field specifying auxiliary register
RPTC	Repeat counter
S	4-bit left-shift code
STn	Status register n (ST0 or ST1)
SXM	Sign-extension mode bit
Т	Temporary register
TC	Test control bit
TOS	Top of stack
тхм	Transmit mode bit
X	3-bit accumulator left-shift field
XF	XF pin status bit

Symbol	Meaning
→	Is assigned to
	An absolute value
italics	User-defined items
[]	Optional items
()	Contents of
{}	Alternative items, one of which must be entered
	Blanks or spaces must be entered where shown.

Table 4–3.Instruction Symbols (Continued)

#### 4.2.2 Instruction Set Summary

Table 4–4 shows the instruction set summary for the TMS320C25 processor, which is a superset of the TMS320C1x and TMS32020 instruction sets. Included in the instruction set are four special groups of instructions to improve overall processor throughput and ease of use.

- Extended-precision arithmetic (ADDC, SUBB, MPYU, BC, BNC, SC, and RC)
- Adaptive filtering (MPYA, MPYS, and ZALR)
- □ Control and I/O (RHM, SHM, RTC, STC, RFSM, and SFSM)
- Accumulator and register (SPH, SPL, ADDK, SUBK, ADRK, SBRK, ROL, and ROR).

The instruction set summary is arranged according to function and alphabetized within each functional grouping. Additional information is presented in the individual instruction descriptions in the following section. A superscript indicates instructions that are specific to the TMS320C2x, TMS320C25/E25, and TMS320C26.

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS												
	Mnemonic and Description	Words		16-Bit	Opcod	8						
			MSB		-1	LSB						
ABS	Absolute value of accumulator	1	1100	1110	0001	1011						
ADD	Add to accumulator with shift	1	0000	SSSS	IDDD	DDDD						
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0100	0011	IDDD	DDDD						
ADDH	Add to high accumulator	1	0100	1000	IDDD	DDDD						
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1100	1100	KKKK	KKKK						
ADDS	Add to low accumulator with sign-extension suppressed	1	0100	1001	IDDD	DDDD						
ADDT <sup>†</sup>	Add to accumulator with shift specified by T register	1	0100	1010	IDDD	DDDD						
ADLK	Add to accumulator long immediate with shift	2	1101	SSSS	0000	0010						
AND	AND with accumulator	1	0100	1110	IDDD	DDDD						
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1101	SSSS	0000	0100						
CMPL	Complement accumulator	1	1100	1110	0010	0111						
	Load accumulator with shift		0010	SSSS	IDDD	DDDD						
LACK	Load accumulator short immediate		1100	1010	KKKK							
	Load accumulator with shift specified by T register				IDDD	KKKK DDDD						
LALKT	Load accumulator with shift specified by 1 register		0100	0010								
	Load accumulator long immediate with shift	2	1101	SSSS	0000	0001						
NEG	Negate accumulator	1	1100	1110	0010	0011						
NORM <sup>†</sup>	Normalize contents of accumulator	1	1100	1110	1010	0010						
OR	OR with accumulator	1	0100	1101	IDDD	DDDD						
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1101	SSSS	0000	0101						
ROL	Rotate accumulator left	1	1100	1110	0011	0100						
ROR‡	Rotate accumulator right	1	1100	1110	0011	0101						
SAC†	Store high accumulator with shift	1	0110	1XXX	IDDD	DDDD						
SACL	Store low accumulator with shift	1	0110	0XXX	IDDD	DDDD						
SBLKŤ	Subtract from accumulator long immediate with shift	2	1101	SSSS	0000	0011						
SFL	Shift accumulator left	1	1100	1110	0001	1000						
SFR†	Shift accumulator right	1	1100	1110	0001	1001						
SUB	Subtract from accumulator with shift	1	0001	SSSS	IDDD	DDDD						
SUBB‡	Subtract from accumulator with borrow	1	0100	1111	IDDD	DDDD						
SUBC	Conditional subtract	1	0100	0111	IDDD	DDDD						
SUBH	Subtract from high accumulator	1	0100	0100	IDDD	DDDD						
SUBK‡	Subtract from accumulator short immediate	1	1100	1101	кккк	кккк						
SUBS	Subtract from low accumulator with sign extension	_	0100	0101	IDDD	DDDD						
	suppressed											
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by	1	0100	0110	IDDD	DDDD						
	T register	-										
XOR	Exclusive-OR with accumulator	1	0100	1100	IDDD	DDDD						
XORK†	Exclusive-OR immediate with accumulator with	2	1101	SSSS	0000	0110						
ACT IN	shift	L 2	,1101	0000	0000	~ ~ ~ ~ ~						
ZAC	Zero accumulator	1	1100	1010	0000	0000						
ZAU	Zero low accumulator and load high accumulator		0100	0000	IDDD							
ZALH ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator			1011	IDDD	ממממ ממממ						
2MLNT		1 1	0111	1011	TOOD	טטעט						
7410	with rounding		0100	0001	TOOP	0000						
ZALS	Zero accumulator and load low accumulator with	1	0100	0001	IDDD	DDDD						
	sign extension suppressed											

Table 4–4. Instruction Set Summary

t) This instruction is specific to the TMS320C2x instruction set.

t) This instruction is specific to the TMS320C25/E25 instruction set.

AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS											
	Mnemonic and Description	Words		16-Bit	Opcode	,					
	·		MSB		•.	LSB					
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0111	1110	кккк	кккк					
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary	. 1	1100	1110	0101	00KK					
	register AR0										
LAR	Load auxiliary register	1	0011	0RRR	IDDD	DDDD					
LARK	Load auxiliary register short immediate	1	1100	0rrr	KKKK	KKKK					
LARP	Load auxiliary register pointer	1	0101	0101	1000	1RRR					
LDP	Load data memory page pointer	1	0101	0010	IDDD	DDDD					
LDPK	Load data memory page pointer immediate	1	1100	100K	KKKK	KKKK					
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1101	ORRR	0000	0000					
MAR	Modify auxiliary register	1	0101	0101	IDDD	DDDD					
SAR	Store auxiliary register	1	0111	0rrr		DDDD					
SBRK‡	Subtract from auxiliary register short immediate	1	0111	1111	KKKK	KKKK					
	T REGISTER, P REGISTER, AND MULT	IPLY INST	RUCTIC	NS							
	Mnemonic and Description	Words		16-Bit	Opcode	)					
	· · · · ·		MSB			LSB					
APAÇ	Add P register to accumulator	1	1100	1110	0001	0101					
LPH <sup>†</sup>	Load high P register	1	0101	0011	IDDD	DDDD					
LT	Load T register	1	0011	1100	IDDD	DDDD					
LTA	Load T register and accumulate previous product	1	0011	1101	IDDD	DDDD					
LTD	Load T register, accumulate previous product and	1	0011	1111	IDDD	DDDD					
	move data										
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0011	1110	IDDD	DDDD					
LTS <sup>†</sup>	Load T register and subtract previous product	1	0101	1011	IDDD	DDDD					
MAC <sup>†</sup>	Multiply and accumulate	2	0101	1101	IDDD	DDDD					
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0101	1100	IDDD	DDDD					
MPY .	Multiply (with T register, store product in P register)	1	0011	1000	IDDD	DDDD					
MPYA‡	Multiply and accumulate previous product	1	0011	1010	IDDD	DDDD					
MPYK	Multiply immediate	1	101K	KKKK	KKKK	KKKK					
MPYS‡	Multiply and subtract previous product	1	1100	1111	IDDD	DDDD					
MPYU‡	Multiply unsigned	1	0011	1011	IDDD	DDDD					
PAC	Load accumulator with P register	1	1100	1110	0001	0100					
SPAÇ	Subtract P register from accumulator	1	1100	1110	0001	0110					
SPH <sup>‡</sup>	Store high P register	1	0111	1101	IDDD	DDDD					
SPL‡	Store low P register	1	0111	1100	IDDD	DDDD					
SPM <sup>†</sup>	Set P register output shift mode	1	1100	1110	0000	10KK					
SQRA	Square and accumulate	1	0011	1001	IDDD	DDDD					
SQRS†	Square and subtract previous product	1	0101	1010	IDDD	DDDD					

#### Table 4–4. Instruction Set Summary (Continued)

This instruction is specific to the TMS320C2x instruction set. **†**)

**‡**) This instruction is specific to the TMS320C25/E25 instruction set.

BRANCH/CALL INSTRUCTIONS											
	Mnemonic and Description	Words		16-Bit	Opcod						
			MSB			LSB					
	I/O AND DATA MEMORY OPI	ERATION	S ·								
в	Branch unconditionally	2	1111	1111	1DDD	DDDD					
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1100	1110	0010	0101					
BANZ	Branch on auxiliary register not zero	2	1111	1011	1DDD	DDDD					
BBNZ <sup>†</sup>	Branch if TC bit = 0	2	1111	1001	1DDD	DDDD					
BBZ†	Branch if TC bit = 0	2	1111	1000	1DDD	DDDD					
BC‡	Branch on carry	2	0101	1110	1DDD	DDDD					
BGEZ	Branch if accumulator = 0	2	1111	0100	1DDD	DDDD					
BGZ	Branch if accumulator > 0	2	1111	0001	1DDD	DDDD					
BIOZ	Branch on I/O status = 0	2	1111	1010	1DDD	DDDD					
BLEZ	Branch if accumulator ≤ 0	2	1111	0010	1DDD	DDDD					
BLZ	Branch if accumulator < 0	2	1111	0011	1DDD	DDDD					
BNC <sup>‡</sup>	Branch on no carry	2	0101	1111	1DDD	DDDD					
BNV†	Branch if no overflow	2	1111	0111	1DDD	DDDD					
BNZ	Branch if accumulator ≠ 0	2	1111	0101	1DDD	DDDD					
BV	Branch on overflow	2	1111	0000	1DDD	DDDD					
BZ	Branch if accumulator = 0	2	1111	0110	1DDD	DDDD					
CALA	Call subroutine indirect	1	1100	1110	0010	0100					
CALL	Call subroutine	2	1111	1110	1DDD	DDDD					
RET	Return from subroutine	1	1100	1110	0010	0110					
TRAP <sup>†</sup>	Software interrupt	1	1100	1110	0001	1110					
	I/O AND DATA MEMORY OP	ERATION	IS								
	Mnemonic and Description	Words	16-Bit Opcode								
			MSB			LSB					
BLKD	Block move from data memory to data memory	2	1111	1101	IDDD	DDDD					
BLKP <sup>†</sup>	Block move from program memory to data memory	2	1111	1100	IDDD	DDDD					
DMOV	Data move in data memory	1	0101	0110	IDDD	DDDD					
FORT <sup>†</sup>	Format serial port registers	1	1100	1110	0000	111K					
IN	Input data from port	1	1000	AAAA	IDDD	DDDD					
OUT .	Output data to port	1	1110	AAAA	IDDD	DDDD					
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1100	1110	0011	0110					
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1100	1110	0010	0000					
RXF <sup>†</sup>	Reset external flag	1	1100	1110	0000	1100					
SFSM‡	Set serial port frame synchronization mode	1	1100	1110	0011	0111					
STXM†	Set serial port transmit mode	1	1100	1110	0010	0001					
SXF†	Set external flag	1	1100	1110	0000	1101					
TBLR	Table read	1	0100	1000	IDDD	DDDD					
TBLW	Table write	1	0101	1001	IDDD	DDDD					

#### Table 4–4. Instruction Set Summary (Continued)

†) ‡) This instruction is specific to the TMS320C2x instruction set.

This instruction is specific to the TMS320C25/E25 instruction set.

CONTROL INSTRUCTIONS										
	Mnemonic and Description	Words		16-Bit	Opcode	)				
	•		MSB		•	LSB				
BIT†	Test bit	1	1001	BBBB	IDDD	DDDD				
BITT	Test bit specified by T register	1	0101	0111	IDDD	DDDD				
CNFD	Configure block as data memory	1	1100	1110	0000	0100				
CNFP	Configure block as program memory	1	1100	1110	0000	0101				
CONF§	Configure block as data/program memory	1	1100	1110	0011	11KK				
DINT	Disable interrupt	1	1100	1110	0000	0001				
EINT	Enable interrupt	1	1100	1110	0000	0000				
IDLE <sup>†</sup>	Idle until interrupt	1	1100	1110	0001	1111				
LST	Load status register ST0	1	0101	0000	IDDD	DDDD				
LST1 <sup>†</sup>	Load status register ST1	1	0101	0001	IDDD	DDDD				
NOP	No operation	1	0101	0101	0000	0000				
POP	Pop top of stack to low accumulator	1	1100	1110	0001	1101				
POPD	Pop top of stack to data memory	1	0111	1010	IDDD	DDDD				
PSHD <sup>†</sup>	Push data memory value onto stack	1	0101	0100	IDDD	DDDD				
PUŞH	Push low accumulator onto stack	1	1100	1110	0001	1100				
RC <sup>‡</sup>	Reset carry bit	1	1100	1110	0011	0000				
RHM‡	Reset hold mode	1	1100	1110	0011	1000				
ROVM	Reset overflow mode	1	1100	1110	0000	0010				
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0100	1011	IDDD	DDDD				
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1100	1011	KKKK	KKKK				
RSXM <sup>†</sup>	Reset sign-extension mode	1	1100	1110	0000	0110				
RTC <sup>‡</sup>	Reset test/control flag	1	1100	1110	0011	0010				
sc‡	Set carry bit	1	1100	1110	0011	0001				
SHM‡	Set hold mode	1	1100	1110	0011	1001				
SOVM	Set overflow mode	1	1100	1110	0000	0011				
SST	Store status register ST0	1	0111	1000	IDDD	DDDD				
SST1 <sup>†</sup>	Store status register ST1	1 ·	0111	1001	IDDD	DDDD				
SSXM <sup>†</sup>	Set sign-extension mode	1	1100	1110	0000	0111				
STC‡	Set test/control flag	1	1100	1110	0011	0011				

# Table 4–4. Instruction Set Summary (Continued)

t) This instruction is specific to the TMS320C2x instruction set.

t) This instruction is specific to the TMS320C25/E25 instruction set.

\$) The CONF instruction is specific to the TMS320C26 instruction set; the instructions CNFD and CNFP are undefined.

# 4.3 Individual Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. Instructions are listed in alphabetical order. Information, such as assembler syntax, operands, operation, encoding, description, words, cycles, and examples, is provided for each instruction. An example instruction is provided to familiarize you with the special format used and to explain its content. Refer to Section 4.1 for further information on memory addressing. Code examples using many of the instructions are given in Chapter 5, *Software Applications*.

Syntax

Direct:	[ label ]	EXAMPLE	dma [, shift ]
Indirect:	[label]	EXAMPLE	{ind} [, shift [next ARP]]
Immediate:	[ label ]	EXAMPLE	[ constant ]

Each instruction begins with an assembler syntax expression. The optional comment field that concludes the syntax is not included in the syntax expression. Space(s) are required between each field ( label, command, operand, and comment fields) as shown in the syntax. The syntax example illustrates both direct and indirect addressing, as well as immediate addressing in which the operand field includes *constant*.

The indirect addressing operand options, including bit-reversed (BR) addressing, are as follows:

 TMS320C20:
 {\* | \* + | \* - | \* 0 + | \* 0 -}

 TMS320C25:
 {\* | \* + | \* - | \* 0 + | \* 0 - | \* BRO + | \* BRO -}

Operands

 $0 \le dma \le 127$  $0 \le next ARP \le 7$  $0 \le constant \le 255$ 

Operands may be constants or assembly-time expressions referring to memory, I/O and register addresses, pointers, shift counts, and a variety of constants. The operand values used in the example syntax are shown. Note that the next ARP on the TMS32020 is  $\leq 4$  for auxiliary registers AR0 – AR4.

Execution

 $(PC) + 1 \rightarrow PC$ (ACC) + [(dma) × 2 <sup>shift</sup>]  $\rightarrow$  ACC

If SXM = 1:

Then (dma) is sign-extended.

If SXM = 0:

Then (dma) is not sign-extended.

Affects OV; affected by OVM and SXM. Affects C (TMS320C25).

An example of the instruction operation sequence is provided, describing the processing that takes place when the instruction is executed. Conditional effects of status register specified modes are also given. Those bits in the TMS320C2x status registers affected by the instruction are also listed.

						3				,		· · · ·					
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: 0	0	0	0		sh	ift		0		Data	Memo	ry Ado	Iress		
		r				r		· · · · · · · · · · · · · · · · · · ·				<u> </u>					
	Indirect	: 0	0	0	0		sh	ift		1		Se	e Sec	tion 4.	.1	····	
	Immediate	: 1	0	0						3-Bit	Consta	int			<u></u>		
Description	Opcode examples are shown of both direct and indirect addressing or of the use of an immediate operand. Instruction execution and its effect on the rest of the processor or memory con tents are described. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given by the execution block.												con- ces-				
Words	1															ι.	
		The dig ion an						of me	emo	ry w	ords i	equir	ed to	stor	e the	e ins	truc-
Cycles																	
						Cycl	e Timir	ngs fo	or a S	ingle	Instru	uction					
		PI/	DI		PI/DE		PE	/DI		PE/	DE	I	PR/DI		PR	/DE	
r.	'20	1			1		1	+p		1-	⊦р		<u> </u>				
	'C25		1		1		1	+p		14	р		1		1	1	
				·		Cycl	e Timir	ngs fo	r a F	Repea	t Exec	ution			<u> </u>		
	'20		1		n		n	+p		n-	⊦р						
	'C25	1	<u>ו</u>		n		n	+p		n	Р		n			n	

The table shows the number of cycles required for a given TMS320C2x instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- PI The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- **DI** The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T<sub>ac</sub> is the access time, in nanoseconds, (maximum) required by the TMS320C2x for an external memory access to be made with no wait states. T<sub>mem</sub> is the memory device access time, and T<sub>p</sub> is the clock period (4/crystal frequency).

p = 0; If  $T_{mem} \le T_{ac}$ 

- p = 1; If  $T_{ac} < T_{mem} \le (T_p + T_{ac})$
- p = 2; If  $(T_p + T_{ac}) < T_{mem} \le (T_p \times 2 + T_{ac})$
- p = k; If  $[T_p \times (k-1) + T_{ac}] < T_{mem} \le (T_p \times k + T_{ac})^{-1}$
- d

Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.

i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

- br Branch from ...
- int Internal program memory.
- **INT** Interrupt.
- ext External program memory.
- **n** The number of times an instruction is executed when using the RPT or RPTK instruction.

Refer to Appendix D for further information on instruction cycle classifications and timings.

#### Example

ADD DAT1,3 ;(DP = 10)or ADD ; If current auxiliary register contains 1281. \*,3 **Before Instruction** After Instruction Data Data 8h 8h Memory Memory 1281 1281 ACC 2h ACC 42h 0 X С С

The sample code presented in the above format shows the effect of the code on memory and/or registers. The use of the carry bit (C) provided on the TMS320C25 is shown in the small box.

Operands       None         Execution $(PC) + 1 \rightarrow PC$ $ (ACC)  \rightarrow ACC$ Affects OV; affected by OVM. Affects C (TMS320C25). Not affected by SXM.         Encoding $15$ $14$ $13$ $12$ $11$ $10$ $9$ $8$ $7$ $6$ $5$ $4$ $3$ $2$ $1$ $0$	Syntax	[label]	ABS											
$ (ACC)  \rightarrow ACC$ Affects OV; affected by OVM. Affects C (TMS320C25). Not affected by SXM. Encoding $15  14  13  12  11  10  9  8  7  6  5  4  3  2  1  0$	Operands	None												
Affects C (TMS320C25).         Not affected by SXM.         Encoding         15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0	Execution													
		Affects OV; affected by OVM. Affects C (TMS320C25).												
1 1 0 0 1 1 1 0 0 0 1 1 0 1 1	Encoding	15 14 1:	3 12 1	1 10	98	76	5	4	3	2	1	0		
		1 1 0	0 0	1 1	1 0	0 0	0	1	1	0	1	1		

If the contents of the accumulator are greater than or equal to zero, the accumulator is unchanged by the execution of ABS. If the contents of the accumulator are less than zero, the accumulator is replaced by its 2s-complement value.

Note that 80000000h is a special case. When the overflow mode is not set, the ABS of 80000000h is 80000000h. When in the overflow mode, the ABS of 80000000h is 7FFFFFFh. In either case, the OV status bit is set. The carry bit (C) on the TMS320C25 is always reset to zero by the execution of this instruction.


Words

1

Cycles

		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	_	
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for a	a Repeat Execu	ition	
'20	n	n	n+p	n+p		
'C25	n	n	n+p	n+p	n	n

# Example




**OFFFFFFF**h

С

Х

С

ACC




Syntax		Direct: Indirect	-	abel ] abel ]		ADD ADD				ft ] ift [, ne.	xt Al	RP ]]					
Operands		$0 \le dma$ $0 \le next$ $0 \le shift$	ARP	≤ 7	Its to	0)											
Execution		(PC) + <sup>-</sup> (ACC) +			shift ]	→ A	cc										
		Then ( If SXM	SXM = 1: Then (dma) is sign-extended. f SXM = 0: Then (dma) is not sign-extended.														
			Affects OV; affected by OVM and SXM. Affects C (TMS320C25).														
Encoding			15 14 13 12 11 10 9 8 7 6 5 4 3 2												1	0	
	Direct	: 0	0 0	0		shi	ft		0	C	Data N	lemor	y Ado	iress			
	Indirect	: 0	0 0	0		shi	ft		1		See	e Sect	ion 4	.1			
Description		ed to the bits are	The contents of the addressed data memory location are left-shifted and add- ed to the accumulator. During shifting, low-order bits are zero-filled. High-order bits are sign-extended if SXM = 1 and zero-filled if SXM = 0. The result is stored in the accumulator.														
Words		1															
Cycles																	
					Cycl	e Timi	ngs foi	r a S	Sing	le Instru	ction					<u> </u>	
		PI/D	1	PI/D	E	Р	E/DI		P	E/DE		PR/DI		PI	R/DE		


	,	, = =		,	,=:	,=_									
'20	1	2+d	1+p	2+d+p											
'C25	1	2+d	1+p	2+d+p	1	2+d									
	Cycle Timings for a Repeat Execution														
'20	n	2n+nd	n+p	2n+nd+p											
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

4-25

# Example




Syntax		Direct ndire		[ lal [ lal						, nex	t ARI	<b>~</b> ]					
Operands			na ≤1 ext Al	27 ₹P ≤	7												
Execution	•		+1 → ) + (d	PC ma) -	+ (C)	$\rightarrow$ $\not\vdash$	VCC										
	A	Affect	s OV	and	C; af	fecte	ed by	ov	М.								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	0	0	0	0	1	1	0		Data I	Memor	ry Ad	ldress		
	1	<u> </u>				,					<u></u>				<u> </u>		
	Indirect:	0	1	0	0	0	0	1	1	1		Se	e Sect	tion 4	¥.1 		
Description	The contents of the addressed data memory location and the value of the carry bit are added to the accumulator. The carry bit is then affected in the normal manner. The ADDC instruction can be used in performing multiple-precision arithmetic.																
Words	1																
Cycles																	
	ſ					Cycl	e Timi	ngs	for a	Single	Instri	uction					
	ļ	P	/DI	1	PI/DE			E/DI		PE/		1	PR/DI		PF	R/DE	-
	'C25		1		2+d			1+p		2+0	+p		1		2	!+d	
	_			— <sub>1</sub> —		Cycl	e Timi	ngs	for a	Repea	t Exec	ution					
	'C25		n		1+n+r	nd		n+p		1+n+	nd+p		<u>n</u>		1+	n+nd	
Example 1	0		DAT5 *		•••	DP =		t a	uxil	iary	reg	ister	con	tai	.ns 1	1029	
	,			Befo	re Ins	tructio	n					After I	nstruct	tion			
		Data lemory	,				4h		Da Men		Γ	·			٦.		



С

# Example 2



С

Syntax		Direc Indire		•	bel ] bel ]		ADD ADD		<i>dma</i> {ind}	[, nex	t AR	P]						
Operands		0 ≤ d 0 ≤ n			7													
Execution		(PC) + 1 → PC (ACC) + [(dma) × $2^{16}$ ] → ACC Affects OV; affected by OVM.																
		Affec Affec Low-	ts C (	(TMS	3200	225).			ecte	d.								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0	
	Direct:	0	1	0	0	1	0	0	0	0		Data N	lemor	y Adc	lress			
	Indirect:	0	1	0	0	1	0	0	0	1	. <u></u>	Se	e Sect	ion 4.	1			
Description		The c	onte	nts o	fthe	addr	esse	d da	ata m	emor	y loca	ation	are a	dde	d to	the	uppe	۶r

scription The contents of the addressed data memory location are added to the upper half of the accumulator (bits 31 through 16). Low-order bits are unaffected by ADDH. The carry bit (C) on the TMS320C25 is set if the result of the addition generates a carry; otherwise, C is unaffected. The carry bit can only be set, not reset, by the ADDH instruction.

The ADDH instruction may be used in performing 32-bit arithmetic.

### Words

1

Cycles

Γ	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	1	2+d	1+p	2+d+p											
'C25	1	1	2+d												
		Cycle	e Timings for	a Repeat Execu	tion										
'20	n	2n+nd	n+p	2n+nd+p	_										
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									

Example

#### ADDH DAT5 ;(DP = 8)or ADDH \* ; If current auxiliary register contains 1029. **Before Instruction** After Instruction Data Data Memory 1029 Memory 1029 4h 4h ACC ACC 13h 40013h 1 1 С С

Assembly Language Instructions

Syntax	[ labe	]	ADE	Ж	cons	stant										
Operands	0 ≤ CC	nstar	nt ≤ 2	55												
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) + 8-bit positive constant \rightarrow ACC$															
	Affects OVM and C; affected by OVM. Not affected by SXM.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	0	0				B-Bit c	onsta	nt		
Description	The 8-	bit in	med	iate v	alue	is a	ddeo	d, rigl	ht-jus	tifiec	l, to t	he a	ccum	ulato	or wit	h the

The 8-bit immediate value is added, right-justified, to the accumulator with the result replacing the accumulator contents. The immediate value is treated as an 8-bit positive number, regardless of the value of SXM.

Words


Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PR/DI PE/DE PR/DE 'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** 'C25 not repeatable

Example

ADDK 5h

1



1

Syntax		Direc Indire		-	bel ] bel ]		ADD ADD		-	<i>lma</i> ind}[, <i>n</i>	ext A	RP]						
Operands		0 ≤ d 0 ≤ n			7											L.		
Execution		<ul> <li>(PC) + 1 → PC</li> <li>(ACC) + (dma) → ACC</li> <li>(dma) is a 16-bit unsigned number.</li> <li>Affects OV; affected by OVM.</li> </ul>																
		Affec Affec Not a	ts C	(TMS	3200	C25).												
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Direct	: 0	1	0	0	1	0	0	1	0		Data N	lemor	y Ado	iress			]
	Indirect	: 0	1	0	0	1	0	0	1	1		See	e Sect	ion 4.	1			]
Description						•				mory lo as a 16						•		

sion suppressed. The data is treated as a 16-bit unsigned number, regardless of SXM. The accumulator behaves as a signed number. Note that ADDS produces the same results as an ADD instruction with SXM = 0 and a shift count of 0.

Words

Cycles

[		Cycle	e Timings for	a Single Instruc	tion								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	1	2+d	1+p	2+d+p		—							
'C25	1	1 2+d 1+p 2+d+p 1											
[		Cycle	e Timings for	a Repeat Execu	tion								
'20	n	2n+nd	n+p	2n+nd+p									
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd							

Example	ADDS DAT11 Or	;(DP = 6)		
	ADDS *	; If current aux	iliary registe	r contains 779.
		Before Instruction	A	fter Instruction
	Data Memory 779	0F006h	Data Memory 779	0F006h
	ACC X	Зh	ACC 0	0F009h
	С		С	

Syntax		Direc Indire		-	bel ] bel ]				<i>dma</i> {ind}	[, ne	ext AF	IP ]					
Operands		0 ≤ d 0 ≤ n			7								·				
Execution		(PC)	+ 1 -	→ PC													
		(ACC	c) + [(	(dma)	× 2 <sup>1</sup>	ſ regi	ster(3	30)	] → (/	ACC	<b>;</b> )						
		lf SX The		i: na) is	sign	-exte	ende	d.									
			XM = 0: nen (dma) is not sign-extended.														
			Affects OV; affected by SXM and OVM. Affects C (TMS320C25).														
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	: 0	0 1 0 0 1 0 1 0 0 Data Memory Address														
	Indirect	: 0	1	0	0	1	0	1	0	1		Se	e Sec	tion 4	.1		
Description		resuli LSBs	t repla	acing e T re	the a giste	accui r, res	nula ultin	tor ( g in	conte shift (	nts. optic	The le	eft-sh m0to	nift is (	defir	ned b	by th	ith the ne four ension
Words		1															
Cycles																	
						Cycl	e Tim	ing	s for a	Sing	le Inst	ructio	n				
		F	PI/DI		PI/D		T	PE/D	T		E/DE		PR/D		P	R/DE	:
	'20		1		2+0	1		1+p		2	+d+p						
	'C25		1		2+d			1+p		2-	+d+p		1			2+d	
						Cyc	le Tim	ing	s for a	Rep	eat Exe	cutio	n				

2n+nd

1+n+nd

n+p

n+p

1+n+nd

n

2n+nd+p

1+n+nd+p

'20

'C25

n

n

# Example

ADDT DAT127 Or	; $(DP = 4)$		
ADDT *	; If current au:	xiliary regis	ster contains 639.
	Before Instruction		After Instruction
Data Memory 639	9h	Data Memory 639	9h
Т	0FF94h	Т	0FF94h
ACC X	0F715h	ACC 0	0F7A5h
С		С	

Syntax	[label] ADLK constant [, shift]
Operands	16-bit constant $0 \le \text{shift} \le 15$ (defaults to 0)
Execution	(PC) + 2 → PC (ACC) + [ constant x 2 <sup>shift</sup> ] → ACC
	If SXM = 1: Then $-32768 \le \text{constant} \le 32767$ . If SXM = 0: Then 0 $\le$ constant $\le 65535$ .
	Affects OV; affected by OVM and SXM. Affects C (TMS320C25).
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 1 shift 0 0 0 0 0 1 0
	16-Bit Constant

The 16-bit immediate value, left-shifted as specified, is added to the accumulator. The result replaces the accumulator contents. SXM determines whether the constant is treated as a signed 2s-complement number or as an unsigned number. The shift count is optional and defaults to zero.

Words


Cycles

		Cycl	e Timings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2	2+2p	2+2p		
C25	2	2	2+2p	2+2p	2	2
[		Cycl	e Timings for	a Repeat Execu	ution	
'20		not rep	eatable			
225			not rep	eatable		

### Example

ADLK 5,8

2



Syntax		[ <i>label</i> ]	ADRK	con	stan	t								
Operands		0 ≤ const	ant ≤ 255							,				
Execution		(PC) + 1 AR(ARP)	→ PC + 8-bit pc	sitive	con	star	nt →	AR(A	RP)					
Encoding		15 14	13 12	11	10	9	8	7	6 5	54	3	2	1	0
	Direct:	0 1	1 1	1	1	1	0			8-Bit	consta	nt		
Description	i	auxiliary	immediat register wi akes place nteger.	th the	res	ult r	epla	cing th	e aux	liary r	egiste	er cor	ntent	s. The
Words		1												
Cycles														
			·····	Cycl	le Tin	ning	s for a	a Single	Instru	ction				
		PI/DI	PI/I	DE		PE/C	DI	PE/	/DE	PI	R/DI		PR/DI	Ξ
	'C25	1	1			1+p	)	1+	р		1		1	
				Cycl	le Tin	ning	s for a	a Repea	it Exec	ution				
	'C25					n	ot rep	eatable						
Example	į	ADRK 801 AR5	Before	( ARP e Instruc 4		, 		AR	15	After	nstruct 4	lion 3A1h	]	
			L										-	

# AND AND with Accumulator

Syntax		Direc Indire		-	bel ] bel ]		AND AND		<i>dma</i> {ind}	[, <i>nex</i>	t ARI	?]					
Operands		0 ≤ d 0 ≤ n		•=•	≤ 7												
Execution		$(PC)$ $(ACC)$ $0 \rightarrow d$ Not a	C(15- ACC(	0)) A (31–1	6)		) → A		C(15–	0)							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	:0	1	0	0	1	1	1	0	0		Data N	1emor	y Ado	lress		
	Indirect	: 0	1	0	0	1	1	1	0	1		See	e Sect	ion 4.	1	····	
Description		Thel	ower	half c	fthe	accu	ımula	ator	is AN	Dedv	with th	ie coi	ntent	soft	he a	ddr	essed

The lower half of the accumulator is ANDed with the contents of the addressed data memory location. The upper half of the accumulator is ANDed with all zeroes. Therefore, the upper half of the accumulator is always zeroed by the AND instruction.


Words

1

Cycles

		Cycle	Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p		
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd


# Example



Syntax	[ <i>la</i>	abel]	ANDK	cor	istani	t [, s	hift ]	]							
Operands		-bit cor ≤ shift ≤	istant 15 (defa	ults to	o 0)										
Execution	(A) 0 -	→ ACC	→ PC -0)) AND (31) and : ed by SX	all oth						•		nifted	l con	stan	ıt.
Freeding		5 14	13 12		10	9	8	7	6	5	4	3	2	1	0
Encoding Dire			0 1		shif		0								<u> </u>
	- I	· ·	<u> </u>		5111			0	0	0	0	0	1	0	
Indire	ect:					16	-Bit c	onstan	t						
Words Cycles	hig sp	jh-orde onding	tor. The r r bits abo bits in the ys zeroe	ve the accu	shift mula	ed v tor. I	alue Note	are tr that t	eate he a	d as : ccum	zeros nulato	s, clea	aring	the	corre-
				Сус	le Tim	ings	for a	a Singl	e Inst	ructio	on				
		PI/DI	PI/	DE	F	PE/D		PE	E/DE		PR/I	וכ	Р	R/DE	:
	<sup>,</sup> 20	2		2		2+2p		2.	+2p						
'(	25	2	2	!		2+2p		2-	+2p		2			2	
							for a	a Repe	at Ex	ecutio	n			_,	
	'20			not rep	peatab						. —				
'C	25					nc	t rep	eatable	)		_				]
Example	AN	DK OF	FFFh,12					ų							

#### Example

ANDK OFFFFh,12



Syntax	[ <i>la</i> .	bel]	APAC	)													
Operands	No	ne															
Execution	•	C) + 1 CC) +			P reg	lister	) → ,	ACC	;								
	Affe	ects C ects C affec	) (TM	IS320	)C25		and	OVN	И.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1	I
Description	The	e cont	ents	of the	e P r∉	egiste	er ar	e shi	fted	as de	efine	d by t	the P	M sta	atus	bits a	anc

The contents of the P register are shifted as defined by the PM status bits and added to the contents of the accumulator. The result is left in the accumulator. APAC is not affected by the SXM bit of the status register; the P register is always sign-extended.

The APAC instruction is a subset of the LTA, LTD, MAC, MACD, MPYA, and SQRA instructions.

Words

Cycles


		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for a	a Repeat Execu	ution	
'20	'n	n	n+p	n+p	· —	
'C25	n	n	n+p	n+p	n	n


Example

APAC

1







Syntax	[lab	e/ ]	В	pma	a [,{ir	nd} [,	next	ARI	•]]							
Operands	•		s 6553 ARP :													
Execution	pma Mod			<sup>&gt;</sup> ) an	d AF	P as	spec	cified	d.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1	1			See S	ection	4.1		
						Progr	ram M	lemo	ry Ado	iress						

The current auxiliary register and ARP are modified as specified, and control passes to the designated program memory address (pma). Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

в

Cycles

[	,	Cycle	Timings for	a Single Instru	ction								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	2 (int-	to-int)	2+p (in	t-to-ext)	_								
	2+p (ex	ct-to-int)	2+2p (e	xt-to-ext)	—	—							
'C25	Destination	on-chip RAM:		· · · · · · · · · · · · · · · · · · ·	·								
	2	2	2+2p	2+2p	2	2							
	Destinatior	on-chip ROM:											
•	3	3	3+2p	3+2p	3	3							
	Destination	n external memo	ory:										
	3+p	3+p	3+3p	3+3p	3+p	3+p							
	<u> </u>	Cycle	e Timings for	a Repeat Exec	ution								
'20		not repeatable											
'C25			not rep	peatable									

Example

PRG191 ;191 is loaded into the program counter, ;and the program continues running from ;that location.

Syntax	[ lab	el]	BA	CC												
Operands	Non	е														
Execution	(AC	C(15-	-0))	→ PC												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C C	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1

,

The branch uses the lower half of the accumulator (bits 15 - 0) for the branch address.

Words


Cycles

		Cycl	e Timings for	a Single Instru	ction							
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	2	2	2+p	2+p								
'C25	Destination	on-chip RAM:										
	2	2	2+p	2+p	2	2						
ľ	Destination on-chip ROM:											
ľ	3	3	3+p	3+p	3	3						
	Destinatior	n external mem	ory:									
l	3+p	3+p	3+2p	3+2p	3+p	3+p						
		Cycl	e Timings for	a Repeat Exec	ution							
'20		not rep										
'C25			not rep	eatable								




BACC

1



Syntax		[ <i>label</i> ] BA	NZ pm	a [,{ir	nd} [,	next	AR	P ]]						
Operands		0 ≤ pma ≤ 0 ≤ next Al												
Execution		If AR (ARP Then pma Else (PC) Modify AR	a → PC; ) + 2 → F		cified	I.		·						
Encoding		15 14	13 12	11	10	9	8	7	6	54	3	2	1	0
		1 1	1 1	1	0	1	1	1		See	Sectior	4.1		
					Prog	ram M	emo	ry Ad	dress					
	-	Control is p rent auxilia instruction. fied. 	ry registe . The curr	r is no ent a	ot equ uxilia	ıal to .ry re	zer gist	o. Ot er an	herwise Id ARP	e, contr are als	ol pas o mo	sses i difiec	to th l as s	e next speci-
Description		The curren when the t (decremen with the TN	oranch is tcurrent	not AR by	taker vone)	n. No whe	te t n no	hat t othin	he AR gisspe	modifi cified,	catior makir	n defa ng it c	aults omp	s to *- atible
Words	:	2										,		
				Сус	e Tim	ings f	or a	Sing	le Instru	ction				
		PI/DI	PI/D	)E	F	E/DI		PE	E/DE	PR/	'DI	P	R/DE	
	'20		nt-to-int) (ext-to-int)			•	•	to-ext	•					
	2005		******			2+2p	) (ext	t-to-e>	d)					

'20	2 (int	-to-int)	2+p (int	-to-ext)		-						
	2+p (e	xt-to-int)	2+2p (ex	xt-to-ext)								
'C25	True Conditio Destinatio	ons: n on-chip RAM:										
	2	2	2+2p	2+2p	2	2						
	Destinatio	n on-chip ROM:										
	3 Destinatio	3 n external mem	3+2p ory:	3+2p	3	3						
	3+p False Condi Destinatio	3+p tion: on anywhere:	3+3p	3+3p	3+р	3+р						
	2	2	2+2p	2+2p	2	2						
		Cycl	e Timings for a	a Repeat Exect	ution							
'20		not rep										
'C25		not repeatable										



### Note:

BANZ is designed for loop control using the auxiliary registers as loop counters. Using  $*0 + \text{or }*0 - \text{allows modification of the loop counter by a variable step size. Care must be exercised when doing this, however, because the auxiliary registers behave as modulo 65 536 counters, and zero may be passed without being detected if ARO > 1.$ 

2

Syntax	[ label ] BBNZ pma [,{ind} [, next ARP ]]
Operands	0 ≤ pma ≤ 65536 0 ≤ next ARP ≤ 7
Execution	If test/control (TC) status = 1: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC. Modify AR (ARP) and ARP as specified.
	Affected by TC bit
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 1 1 1 0 0 1 1 See Section 4.1
	Program Memory Address

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if TC = 1. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or numeric address. Note that the TC bit may be affected by the BIT, BITT, CMPR, LST1, NORM, RTC, and STC instructions.

### Words

		Cycle	e Timings for a	single Instru	ction						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	2 (int-	to-int)	2+p (int	-to-ext)							
	2+p (e>	(t-to-int)	2+2p (e>	(t-to-ext)							
'C25	True Conditio Destinatior										
	2	2	2+2p	2+2p	2	2					
	Destinatior	on-chip ROM:									
	3	3	3+2p	3+2p	3	3					
	Destination	n external memo	ory:								
	3+p	3+p	3+3p	3+3p	3+p	3+p					
	False Condit Destinatio	ion: n anywhere:									
	2	2	2+2p	2+2p	2	2					
		Cycle	e Timings for a	a Repeat Exec	ution						
'20	not repeatable										
'C25			not rep	eatable							

#### Example

BBNZ PRG650 ; If TC = 1, 650 is loaded into the program ; counter ; otherwise, the program counter ; is incremented by 2.

Syntax	[label]	BBZ	рта	a [,{ind	⅓} [, <i>l</i>	next	ARF	? ]]						
Operands	0 ≤ pma ≤ 0 ≤ next A													
Execution	If test/con Then pr Else (PC Modify AF	na → PC c) + 2 →	; PC.			cifie	d.							
	Affected b	y TC bit												
Encoding	15 14	13 12	: 11	10	9	8	7	6	5	4	3	2	1	0
	1 1	1 1	1	0	0	0	1			See S	ection	4.1		
				Progr	am N	lemoi	y Ado	dress						

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if TC = 0. Otherwise, control passes to the next instruction. No AR or ARP modification occurrs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address. Note that the TC bit is affected by the BIT, BITT, CMPR, LST1, NORM, RTC, and STC instructions.

Words

2

BBZ PRG325

Cycles

		Cycl	e Timings for	a Single Instru	ction						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	2 (int-t	o-int)	2+p (in	t-to-ext)							
	2+p (ex	p (ext-to-int)									
'C25	True Condition Destination	ns: on-chip RAM:									
	2	2	2+2p	2+2p	2	2					
	Destination	on-chip ROM:									
	3	3	3+2p	3+2p	3	3					
i	Destination	external mem	oʻry:								
	3+p	3+p	3+3p	3+3p	3+p	3+p					
	False Conditi Destination	on: 1 anywhere:									
	2	2	2+2p	2+2p	2	2					
		Cycl	e Timings for	a Repeat Exect	ution						
'20		not rep	eatable								
'C25			not rep	eatable							
l			· · · · · · · · · · · · · · · · · · ·								

Example

;If TC = 0, 325 is loaded into the program ;counter; otherwise, the program counter ;is incremented by 2.

Syntax	[ label	/] ВС	)	pma	a [,	{ind}	[, <i>n</i>	ext A	RP	]]					,
Operands	•	na ≤ 655 ext ARP ≤													
Execution	Ther Else Modify	y bit C = n pma → (PC) + 2 y AR (AR ed by TC	PC; → P P) ar		RP as	s spe	cifie	d.			·				
Encoding	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1 0	1	1	1	1	0	1			See S	ection	4.1		
	Program Memory Address														

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is high. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of BC, BNC, or nonarithmetic instructions.

### Words

2

BC

Cycles

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'C25	True Condition Destination	ns: on-chip RAM:												
	2 Destination	2 on-chip ROM	2+2p	2+2p	2	2								
	3 3 3+2p 3+2p 3 Destination external memory:													
	3+p False Conditi Destination	3+p on: 1 anywhere:	3+3p	3+3p	3+p	3+р								
	2	2	2+2p	2+2p	2	2								
	Cycle Timings for a Repeat Execution													
'C25	not repeatable													

#### Example

PRG512 ; If the carry bit C = 1, 512 is loaded into the ;program counter. Otherwise, the PC is ;incremented by 2.

Syntax	[ <i>label</i> ] BGEZ <i>pma</i> [, {ind} [, <i>next ARP</i> ]]											
Operands	0 ≤ pma ≤ 65536 0 ≤ next ARP ≤ 7											
Execution	If (ACC) ≥ 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR (ARP) and ARP as specified.											
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
	1 1 1 1 0 1 0 0 1 See Section 4.1											
	Program Memory Address											

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are greater than or equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

Cycles

		Cycle	e Timings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2 (int-1	to-int)	2+p (in	it-to-ext)		
	2+p (ex	t-to-int)	2+2p (e	ext-to-ext)		
'C25	True Conditio Destination	ns: on-chip RAM:			• • • • • • • • • • • • • • • • • • •	·
	2 Destination	2 on-chip ROM:	2+2p	2+2p	2	2
	3 Destination	3 external memo	3+2p ory:	3+2p	3	3
	3+p False Condit Destination	3+p ion: n anywhere:	3+3p	3+3p	3+p	3+p
	2	2	2+2p	2+2p	2	2
		Cycle	Timings for	a Repeat Exect	ution	
'20		not repe				
'C25			not rep	eatable		

Example

BGEZ PRG217 ;217 is loaded into the program counter if the ;accumulator is greater than or equal to zero.

2

BGZ

Syntax	[ labe	e/]	BG	Z	pma	1 [	, {in	d} [ ,	nex	t ARI	<b>&gt;</b> ]]					
Operands	•	ma ≤ ext Al														
Execution	The Else	CC) > in pmi e (PC) fy AR	a → I ) + 2	→ P		RP as	s spe	cifie	ed.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	1	1			See S	ection	4.1		
	Program Memory Address															

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are greater than zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

	Cycl	e Timings for	a Single Instru	ction	
PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
2 (int-	to-int)	2+p (in	t-to-ext)	_	—
2+p (ex	t-to-int)	2+2p (e	xt-to-ext)	-	
2	2	2+2p	2+2p	2	2
Destination	on-chip ROM:				
3	3	3+2p	3+2p	3	3
Destination	external memo	ory:			
3+p	3+p	3+3p	3+3p	3+p	3+p
2	2	2+2p	2+2p	2	2
	Cycl	e Timings for	a Repeat Exec	ution	
	not repo	eatable			
		not rep	eatable		
	2 (int- 2+p (ex True Conditio Destination 2 Destination 3+p False Condit Destinatio	PI/DIPI/DE2 (int-to-int)2+p (ext-to-int)True Conditions:Destination on-chip RAM:22Destination on-chip ROM:33Destination external memory3+p3+pFalse Condition:Destination anywhere:2222	PI/DIPI/DEPE/DI2 (int-to-int)2+p (int2+p (ext-to-int)2+2p (int2+p (ext-to-int)2+2p (extTrue Conditions: Destination on-chip RAM:22222+2pDestination on-chip ROM:3333+p3+p3+p3+pFalse Condition: Destination anywhere:2222222Cycle Timings for not repeatable	PI/DIPI/DEPE/DIPE/DE2 (int-to-int)2+p (int-to-ext)2+p (ext-to-int)2+2p (ext-to-ext)True Conditions: Destination on-chip RAM:2222+2p2222222333+2p3+p3+3p3+p3+3pFalse Condition: Destination anywhere: 22 <td><math display="block">\begin{array}{c c c c c c c } 2 (\text{int-to-int}) &amp; 2+p (\text{int-to-ext}) &amp;\\ 2+p (\text{ext-to-int}) &amp; 2+2p (\text{ext-to-ext}) &amp;\\ \hline \\ 2+2p (\text{ext-to-ext}) &amp; 2+2p (\text{ext-to-ext}) &amp;\\ \hline \\ \hline </math></td>	$\begin{array}{c c c c c c c } 2 (\text{int-to-int}) & 2+p (\text{int-to-ext}) &\\ 2+p (\text{ext-to-int}) & 2+2p (\text{ext-to-ext}) &\\ \hline \\ 2+2p (\text{ext-to-ext}) & 2+2p (\text{ext-to-ext}) &\\ \hline \\ \hline $

Example

PRG342 ;342 is loaded into the program counter if the ;accumulator is greater than or equal to zero.

Syntax	[label]	BIC	DZ	pma	ı [	, {ind	d}[,	nex	t ARI	<b>?</b> ]]					
Operands	0 ≤ pma 0 ≤ next .														
Execution	lf BIO = Then pr Else (P Modify A	ma → I C) + 2	→ P		RP as	spe	cifie	d.							
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	1	1	1	0	1	0	1			See S	ection	4.1		
					Progr	ram M	lemo	ry Ado	dress						

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the BIO pin is low. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

BIOZ in conjunction with the  $\overline{\text{BIO}}$  pin can be used to test if a peripheral is ready to send or receive data. Polling the  $\overline{\text{BIO}}$  pin by using BIOZ may be preferable to an interrupt when executing time-critical loops.

Words

2

4-51

# Cycles

		Cycle	Timings for	a Single Instru	ction						
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	2 (int-	to-int)	2+p (int	-to-ext)							
	2+p (ex	tt-to-int)	2+2p (e:	xt-to-ext)							
'C25	True Conditio Destinatior	ns: 1 on-chip RAM:			·	-					
	2	2	2+2p	2+2p	2	2					
	Destination	on-chip ROM:									
	3	3	3+2p	3+2p	3	3					
	Destination	external memo	iry:								
	3+p	3+p	3+3p	3+3p	3+p	3+р					
	False Condit Destinatio	ion: n anywhere:									
	2	2	2+2p	2+2p	2	2					
		Cycle	Timings for a	a Repeat Exec	ution						
'20		not repe	eatable								
'C25		not repeatable									

Example

BIOZ PRG64 ; If the BIO pin is active (low), then a branch ; to location 64 occurs.

Syntax	Dire Indi	ct: ect :	•	bel ] bel ]				•	code code	e e [, <i>ne</i> .	xt AF	? <b>P</b> ]				
Operands	0 ≤	≤ dma ≤ 127 ≤ next ARP ≤ 7 ≤ bit code ≤ 15														
Execution		) + → a bit a		lddre	ss (1	5-bi	t coc	de))	→ T(	C.						
	Affe	cts TC	).													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct: 1	0	0	1		Bit	t Cod	e	0		Data N	/lemor	y Ado	iress		
	<b></b>								<del></del>	·	·····					
	Indirect: 1	0	0	1		Bi	t Cod	e	1		Se	e Sect	ion 4.	1		

The BIT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. A bit code value is specified that corresponds to a certain bit address in the instruction, as given by the following table:

	B:	it	Co	de
<u>Bi</u> t <u>Address</u>	<u>11</u>	<u>10</u>	<u>9</u>	<u>8</u>
(LSB) 0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0
10	0	1	0	1
11	0	1	0	0
12	0	0	1	1
13	0	0	1	0
14	0	0	0	1
(MSB) 15 .	0	0	0	0

Words

### Cycles

		Cycle	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p	_	—
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd


Example

BIT 0h, 8h; (DP = 488)

or

. .

BIT





Special circumstances and results have been identified when using this instruction with the TMS32020. Under the following three conditions, the BIT instruction may affect the contents within the accumulator:

- 1) The overflow mode is set (the OVM status bit is set to 1).
- 2) The two LSBs of the BIT instruction opcode word are zero.
  - a) If direct memory addressing is used, every fourth data word is affected while all other locations remain unaffected.
  - b) If indirect memory addressing is used, the two LSBs will be zero when a new ARP is not selected or when a new ARP is selected and that ARP is 0 or 4.
- Adding the contents of the accumulator and the contents of the addressed data memory location, shifted by 2<sup>(bit code)</sup>, causes an overflow of the accumulator.

When all of these conditions are met, the contents of the accumulator will be replaced by a positive or negative saturation value, depending on the polarity of the overflow. To avoid this phenomenon, see *TMS32020 Product Notification* in Appendix A.

Syntax		rect: direct:	-	bel ] bel ]		ВІТТ ВІТТ		dma d} [, n	ext.	ARP	l					
Operands		≤ dma ≤ ≤ next A		7												
Execution	•	C) + 1 - ma bit a			ess ( <sup>.</sup>	15–T	reg	ister(	3–0)	) )) →	тс					
	Aff	fects TC	<b>)</b> .													
Encoding	1	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0 1	0	1	0	1	1	1	0		Data N	lemor	y Adc	lress		
	Indirect:	0 1	0	1	0	1	1	1	1		See	e Sect	ion 4.	1		

The BITT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BIT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. The bit address is specified by a bit code value contained in the LSBs of the T register, as given in the following table:

Bit Code

<u>Bi</u> t <u>Address</u>	<u>3</u>	<u>2</u>	1	<u>0</u>
(LSB) 0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0
10	0	1	0	1
11	0	1	0	0
12	0	0	1	1
13	0	0	1	0
14	0	0	0	1
(MSB) 15	0	0	0	0

1

# Cycles

		Cycle	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p		_
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

Example

\_ .


;Value in T register points to bit 14 of ;data word (DP = 240).

Or BITT

BITT Oh

\*

;If current auxiliary register contains 7800h.



Syntax	[label] BLEZ pma [,{ind} [, next ARP ]]
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7
Execution	If (ACC) $\leq$ 0: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC. Modify AR(ARP) and ARP as specified.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	. 1 1 1 1 0 0 1 0 1 See Section 4.1
	Program Memory Address

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are less than or equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

BLEZ PRG63

Cycles

		Cycl	e Timings for a	a Single Instru	ction				
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
'20	2 (int-	to-int)	2+p (int	-to-ext)	—				
	2+p (ex	t-to-int)	2+2p (e:	kt-to-ext)		—			
'C25	True Conditio Destinatior	ns: on-chip RAM:							
	2 Destination	2 on-chip ROM:	2+2p	2+2p	2	2			
	3 Destination	3 external memo	3+2p ory:	3+2p	3	3			
	3+p False Condit Destinatio	3+p ion: n anywhere:	3+3p	3+3p	3+р	3+р			
	2	2	2+2p	2+2p	2	2			
		Cycle	e Timings for a	a Repeat Exec	ution				
'20		not repe	eatable						
'C25	not repeatable								

Example

;63 is loaded into the program counter if the ;accumulator is less than or equal to zero.

Syntax	Direct: Indirect:	[ label ] [ label ]	BLKD BLKD		, <i>dma2</i> ,{ind} [, <i>next ARP</i> ]
Operands	0 ≤ dma1 : 0 ≤ dma2 : 0 ≤ next ≤	≤127 ARP ≤ 7			
Execution	TMS32020	<b>)</b> :			
	(PC) + 2 - . dma1 → P				
• •	Then (dm Modify A (PC) +	counter) $\neq 0$ : ha1, address AR(ARP) and I $\rightarrow$ PC, counter) – 1	d ARP as	specifi	ed,
	•	1, addressec R(ARP) and PC	• •		
	TMS320C	25:			
	$\begin{array}{l} (PC) + 2 - \\ (PFC) \rightarrow N \\ dma1 \rightarrow P \end{array}$	ICS			
	Then (dm Modify A (PFC) +	ounter) ≠ 0: ha1, address AR(ARP) and 1 → PFC, counter) – 1	d ARP as	specifi	ed,
		1, addressec R(ARP) and PFC			

#### Encoding

	15	14	13	12	11	10	9	8	7	6	5	4	3	_2	1	0		
Direct:	1	1	1	1	1	1	0	1	0	Da	Data Memory Address							
Data Memory Address 1																		
Indirect:	t: 1 1 1 1 1 1 0 1 0 See Section 4.1																	
Data Memory Address 1																		

Description

Consecutive memory words are moved from a source data memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the current AR and ARP may be modified in the usual manner. In the direct addressing mode, dma2 is used as the destination address for the block move but is not modified upon repeated executions of the instruction. Thus, the contents of memory at the dma2 address will be the same as the contents of memory at the last dma1 address in a repeat sequence.

RPT or RPTK must be used with the BLKD instruction, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that the source and destination blocks do *not* have to be entirely on-chip or off-chip. However, BLKD cannot be used to transfer data from a memory-mapped register to any other location in data memory.

The PC points to the instruction following BLKD after execution. Interrupts are inhibited during a BLKD operation used with RPT or RPTK.

The BLKD instruction on the TMS32020 uses one level of stack. Therefore, the value on the bottom of the stack is lost because the stack is pushed and popped during the instruction operation.

2

# Cycles

		Cyc	le Timings fo	a Single Instruct	tion									
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'C20	Data sour	ce internal: †												
	3	3+d	3+2p	3+d+2p										
	Data source external: †													
l	3+d	4+2d	3+d+2p	4+2d+2p		_								
'C25	Source da	ata in on-chip	RAM:											
	3	3+d	3+2p	3+d+2p	2p 3 3+									
	Source data in external memory:													
	4+d	4+2d	4+d+2p	4+2d+2p	4+d	4+2d								
ſ	Cycle Timings for a Repeat Execution													
'C20	Data sour	ce internal: †												
	2+n	2+n+nd	2+n+2p	2+n+nd+ 2p		—								
	Data sour	e external: †												
	2+n+nd	2+2n+2nd	2+ n+nd+2p	2+2n+2nd+2p	_									
'C25	Source da	ata in on-chip	RAM:											
	2+n	2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd								
	Source da	ata in external	memory:											
	3+n+nd	2+n+ nd	2+2n+2nd+ 2p	3+n+nd	2+2n+2nd									


<sup>†</sup> Column headings DI/DE refer to data destination.

RPTK 2 BLKD 0F400h,\*+;If current auxiliary register contains 1030.

dma1

	Before Instruction		After Instruction
Data Memory 62464	7F98h	Data Memory 62464	7F98h
Data Memory 62465	0FFE6h	Data Memory 62465	0FFE6h
Data Memory 62466	9522h	Data Memory 62466	9522h

dma2



Syntax	Direct: [ <i>label</i> ] BLKP <i>pma</i> , <i>dma</i> Indirect: [ <i>label</i> ] BLKP <i>pma</i> ,{ind}[, <i>next ARP</i> ]											
Operands	0 ≤ pma ≤ 0 ≤ dma ≤ 0 ≤ next Al											
Execution	TMS32020	):										
	$(PC) + 2 \rightarrow TOS$ pma $\rightarrow PC$											
	If (repeat counter) ≠ 0: Then (pma, addressed by PC) → dma, Modify AR(ARP) and ARP as specified, (PC) + 1 → PC, (repeat counter) – 1 → repeat counter.											
		a, addressec AR(ARP) and PC										
	TMS320C25:											
	(PC) + 2 → PC (PFC) → MCS pma → PFC											
	If (repeat counter) $\neq$ 0: Then (pma, addressed by PFC) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, (PFC) + 1 $\rightarrow$ PFC, (repeat counter) – 1 $\rightarrow$ repeat counter.											
	Else (pma, addressed by PFC) $\rightarrow$ dma Modify AR(ARP) and ARP as specifie (MCS) $\rightarrow$ PFC											



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Direct:	Direct: 1 1 1 1 1 1 0 0 0 Data Memory											mory A	y Address						
						Prog	Memo	ory Ad	dress										
Indirect:	1	1	1	1	1	1	0	0	1			See S	Sectior	14.1					
Program Memory Address																			

Consecutive memory words are moved from a source program memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the ARP and the current AR may be modified in the usual manner. In the direct addressing mode, dma is used as the destination address for the block move but is not modified by repeated executions of the instruction. Thus, the contents of memory at the dma address will be the same as the contents of memory at the last pma address in a repeat sequence.

RPT or RPTK must be used with the BLKP instruction if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that source and destination blocks do *not* have to be entirely on-chip or off-chip.

The PC points to the instruction following BLKP after execution. Interrupts are inhibited during a BLKP operation.

The BLKD instruction on the TMS32020 uses one level of stack. Therefore, the value on the bottom of the stack is lost because the stack is pushed and popped during the instruction operation.

If the MP/MC pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be read.

Words

2

Cycles

		Cycle	e Timings for	a Single Instructio	n								
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
C20	Program s	source internal:	ł	·									
	3	3+d	3+2p	3+d+2p	_								
	Program s	source external:	†										
	3+d	4+d+p	3+3p	4+d+3p									
225	Table in or	n-chip RAM:											
	3	3+d	4+2p	4+d+2p	4	4+d							
	Table in o	n-chip ROM:											
•	4	4+d	4+2p	4+d+2p	4	4+d							
	Table in ex	cternal memory:											
	4+p	4+d+p	4+3p	4+d+3p	4+p	4+d+p							
		Cycle	e Timings for	a Repeat Executio	n								
20	Program s	ource internal: 1			,								
	2+n	2+n+nd	2+n+2p	2+n+nd +2p									
	Program s	ource external:	†										
	2+n+np	2+2n+nd+np	2+n+nd+2p	2+2n+nd+np+2p	—								
225	Table in or	n-chip RAM:	<u>.                                    </u>	··· ··· ··· ··· ··· ··· ··· ··· ··· ··									
	2+n	2+n+nd	2+n+2p	2+n+nd+2p		—							
	Table in or	n-chip ROM:											
	3+n	3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd							
	Table in external memory:												
	3+n+np	2+2n+nd+np	3+n+np+2p	2+2n+nd+ np+2p	3+n+np	2+2n+nd+n							


† Column headings DI/DE refer to data destination.

RPTK 2 BLKP 65120,\*+;If current auxiliary register contains 2048.

pma

	Before Instruction	Af	ter Instruction
Data Memory 65120	0A089h	Data Memory 65120	0A089h
Data Memory 65121	2DCEh	Data Memory 65121	2DCEh
Data Memory 65122	3A9Fh	Data Memory 65122	3A9Fh





2

BLZ

Syntax	[ <i>label</i> ]	BLZ	pm	а	[,{inc	₫} [, <i>1</i>	next .	ARP]	]					
Operands	0 ≤ pma 0 ≤ next													
Execution	If (ACC) < 0: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC. Modify AR(ARP) and ARP as specified.													
Encoding	15 14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
	1 1	1	1 0	0	1	1	1			See S	Sectior	n 4.1		
					Prog	ram N	lemoi	ry Addr	ress					

Description

The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are less than zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs when nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2(int-to-int) 2+p(int-to-ext) 2+2p(ext-to-ext) 2+p(ext-to-int) 'C25 **True Conditions:** Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 3 3 3 3 3+2p 3+2p Destination external memory: 3+p 3+p 3+3p 3+3p 3+p 3+p False Condition: Destination anywhere: 2 2 2+2p 2+2p 2 2 **Cycle Timings for a Repeat Execution** not repeatable '20 'C25 not repeatable

Example

PRG481 ;481 is loaded into the program counter if ;the accumulator is less than zero.

Syntax	[ <i>label</i> ] BNC pma [,{ind} [, next ARP]]														
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7														
Execution	If carry bit C = 0: Then $pma \rightarrow PC$ ; Else (PC) + 2 $\rightarrow$ PC. Modify AR(ARP) and ARP as specified.														
	Affected by C.														
Encoding	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>														
	0 1 0 1 1 1 1 1 1 See Section 4.1														
	Program Memory Address														
Description	The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address if the carry bit C is low. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs when nothing is specified in those fields. The pma can be either														

a symbolic or a numeric address.

2

BNC

Note that the carry bit C is affected by all add, subtract, and accumulate instructions as well as the ABS, LST1, NEG, RC, SC, rotate, and shift instructions. The carry bit is not affected by execution of the BC, BNC, or nonarithmetic instructions.

#### Words

Cycles

	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'C25	True Conditio Destination	ns: on-chip RAM:													
	2 2 2+2p 2+2p 2 2 Destination on-chip ROM:														
	3 Destination	3 external memo	3+2p ory:	3+2p	3	3									
	3+p False Condit Destination	3+p ion: n anywhere:	3+3p	3+3p	3+p	З+р									
	2	2	2+2p	2+2p	2	2									
		Cyci	e Timings for a	a Repeat Execu	ition										
'C25			not rep	eatable											

Example

PRG325 ;If the carry bit C = 0, 325 is loaded into ;program counter. Otherwise, the PC is the ;incremented by 2.

Syntax	[label]	BNV	рта	a	[,{inc	l} [, <i>I</i>	next /	ARP]	]						
Operands	0 ≤ pma 0 ≤ next /														
Execution	If overflow OV status bit = 0: Then pma $\rightarrow$ PC; Else (PC) + 2 $\rightarrow$ PC and 0 $\rightarrow$ OV. Modify AR(ARP) and ARP as specified. Affects OV; affected by OV.														
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3_	2	1	0	
	1 1	1 1	0	1	1	1	1			See S	Section	n 4.1			
					Prog	ram I	Memo	ry Add	ress						

**Description** The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the OV (overflow flag) is clear. Otherwise, the OV is cleared, and control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

BNV

Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DE PR/DI '20 2 (int-to-int) 2+p (int-to-ext) 2+p (ext-to-int) 2+2p (ext-to-ext) 'C25 **True Conditions:** Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 3 3 3 3 3+2p 3+2p Destination external memory: 3+p 3+p 3+3p 3+3p 3+p 3+p False Condition: Destination anywhere: 2 2 2+2p 2+2p 2 2 **Cycle Timings for a Repeat Execution** not repeatable '20 'C25 not repeatable

Example

PRG315 ;315 is loaded into the program counter if the ;overflow flag is clear. OV is cleared.

Syntax	[labe	e/ ]	BN	IZ	рта	<b>a</b>	[,{inc	₫} [, <i>I</i>	next /	ARP]	]					
Operands	0 ≤ p 0 ≤ n	oma ≤ lext A														
Execution	If (ACC) ≠ 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR(ARP) and ARP as specified.															
Encoding	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	0	1	1			See S	Sectior	n 4.1		
						Pr	ograr	n Mer	nory A	Addres	s					
Description				•												ol then

passes to the designated program memory address (pma) if the contents of the accumulator are not equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

BNZ

Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2 (int-to-int) 2+p (int-to-ext) 2+p (ext-to-int) 2+2p (ext-to-ext) \_\_\_\_ 'C25 True Conditions: Destination on-chip RAM: 2 2 2+2p 2+2p 2 2 Destination on-chip ROM: 3 3 3+2p 3+2p 3 3 Destination external memory: 3+p 3+3p 3+3p 3+p 3+p 3+p False Condition: Destination anywhere: 2 2 2 2 2+2p 2+2p **Cycle Timings for a Repeat Execution** not repeatable '20 'C25 not repeatable

Example

PRG320 ;320 is loaded into the program counter if the ;accumulator does not equal zero.

Syntax	[label] BV pma [,{ind} [, next ARP]]
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7
Execution	If overflow (OV) status bit = 1: Then pma $\rightarrow$ PC and 0 $\rightarrow$ OV; Else (PC) + 2 $\rightarrow$ PC. Modify AR(ARP) and ARP as specified.
	Affects OV; affected by OV.
Encoding	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
	1 1 1 1 0 0 0 0 1 See Section 4.1
	Program Memory Address
Description	The current auxiliary register and ARP are modified as specified, and the over- flow flag is cleared. Control passes to the designated program memory ad- dress (pma) if the OV (overflow flag) is set. Otherwise, control passes to the

next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.

Words

2

вv

Cycles

		Cycl	e Timings for a	a Single Instru	ction										
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	2 (int-	to-int)	2+p (int	-to-ext)		—									
	2+p (ex	tt-to-int)	2+2p (ex	kt-to-ext)	·										
'C25	True Conditio Destinatior	ns: ı on-chip RAM:													
	2	2 2 2+2p 2+2p 2 2 Destination on-chip ROM:													
	Destinatior	2         2         2+2p         2+2p         2         2           Destination on-chip ROM:         3         3         3+2p         3+2p         3         3													
	3	3 3 3+2p 3+2p 3 3													
	Destination	external memo	ory:												
	3+p	3+p	3+3p	3+3p	3+p	3+p									
	False Condit Destinatio	ion: n anywhere:													
	2	2	2+2p	2+2p	2	2									
		Cycl	e Timings for a	a Repeat Execu	ution										
'20		not rep	eatable												
'C25			not rep	eatable											

Example

PRG610 ; If an overflow has occurred since the overflow ;flag was last cleared, then 610 is loaded in ;the program counter and OV is cleared.

Syntax	[label]	ΒZ	pma	[	,{ind	} [, <i>r</i> .	next A	4 <i>RP</i> ]]						
Operands	0 ≤ pma  ≤ 0 ≤ next AF													
Execution	If (ACC) = ( Then pma Else (PC) Modify AR(	a → PC; + 2 → F		o as	spe	cifie	d.							
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1													
		Program Memory Address												
Description	passes to t the accumu struction.	The current auxiliary register and ARP are modified as specified. Control then passes to the designated program memory address (pma) if the contents of the accumulator are equal to zero. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.												
Words	2													
Cycles	Cycles													
			Cycle	Tim	ings	for a	Singl	e Instr	uctio	on				
	PI/DI	PI/I	DE	F	PE/DI		PE	E/DE	T	PR/C	)]	Р	R/DE	
	'20 2 (ir	nt-to-int)			2+	o (int-	to-ext)	)	1-					-
	2+p (	ext-to-int)			2+2	p (ex	t-to-ex	t)						
'C	25 True Condit	tions:	<b></b>											

Destination on-chip RAM:

Destination on-chip ROM:

Destination anywhere:

Destination external memory:

2

3

3+p

2

not repeatable

2+2p

3+2p

3+3p

2+2p

2+2p

3+2p

3+3p

2+2p

2

3

3+p

2

2

3

3+p

2

2

3

3+p

2

20' 225'

 $\mathbf{BZ}$ 

False Condition:

Example

PRG102 ;102 is loaded into the program counter if ;the accumulator is equal to zero.

**Cycle Timings for a Repeat Execution** 

not repeatable

1

Syntax	[ labe	e/ ]	CA	<b>LA</b>												
Operands	None	Э														
Execution	• •		→ TO -0))													
Encoding	15	14	13	12	11	10		8	7	6	5	4	3	2	1	0
		1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
-							• - •					- 1				- 6 - 1 -

Description

The current program counter is incremented and pushed onto the top of the stack. Then, the contents of the lower half of the accumulator are loaded into the PC. The carry bit on the TMS320C25 is unaffected by this instruction.


The CALA instruction is used to perform computed subroutine calls.

### Words

		Cycl	e Timings for	a Single Instruc	tion	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2	2+p	2+p		
'C25	Destination	on-chip RAM:				
	Destination	on-chip RAM:				
	2	2	2+p	2+p	2	2
[	Destination	on-chip ROM:				
	3	3	3+p	3+p	3	3
	Destination	external mémo	ory:			
	3+p	3+р	3+2p	3+2p	3+p	3+p
		Cycl	e Timings for	a Repeat Execu	ition	
'20		not rep	eatable			
'C25	```		not rej	peatable		







Syntax	[lab	[ <i>label</i> ] CALL <i>pma</i> [,{ind} [, <i>next AF</i>						t ARF	<b>]</b> ]							
Operands		$0 \le pma \le 65535$ $0 \le next ARP \le 7$ (PC) $\pm 2 \Rightarrow TOS$														
Execution	$(PC) + 2 \rightarrow TOS$ pma $\rightarrow PC$															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	0	1			See S	ection	4.1		
	Program Memory Address															

The current auxiliary register and ARP are modified as specified, and the PC (program counter) is incremented by two and pushed onto the top of the stack. The specified program memory address (pma) is then loaded into the PC. Note that no AR or ARP modification occurs if nothing is specified in those fields. The pma can be either a symbolic or a numeric address.


Words

2

	<u>den en en de en la en la en en en la e</u>	Cyci	e Timings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2 (int-	to-int)	2+p (in	t-to-ext)		
	2+p (ex	ct-to-int)	2+2p (e	xt-to-ext)		
'C25	Destinatior	on-chip RAM:				
	2	2	2+2p	2+2p	2	2
	Destination	on-chip ROM:				
	3	3	3+2p	3+2p	3	3
	Destination	n external memo	ory:			
	3+р	3+р	3+3p	3+3p	3+р	3+р
		Cycl	e Timings for	a Repeat Execu	ition	
'20		not rep	eatable			—
'C25 [			not rep	eatable		

```
CALL PRG109
```

pma



Syntax	[ labei	]	СМІ	٦Ľ												
Operands	None															
Execution	(PC) - (ACC)															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1.	0	0	0	1	0	0	1	1	1

The contents of the accumulator are replaced with its logical inversion (1s complement).

Words

Cycles

· [		Cycl	e Timings for a	a Single Instru	ction						
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	1	1	1+p	1+p	—						
'C25	1	1	1+p	1+p 1+p 1							
		Cycl	e Timings for	a Repeat Execu	ution						
'20	n	n	n+p	n+p	. –	—					
'C25	n	n	n+p	n+p	n	n					

Example

CMPL

1



Syntax	[ labe	/1	СМР	R.	cons	tant											
Symax	labe	' ]	OWI		cone	nam											
Operands	0 ≤ C	M ≤ 3	3														
Execution	(PC) Comp		> PC AR(ARI	P) t	o Af	70, p	lacin	g re	sult i	in TC	; bit c	of stat	tus re	egist	er S	5T1.	
	Affect Not a		ed by S	ХМ	; do	es no	ot aff	ect S	SXM								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	1	0	1	0	0		СМ	
Description	The C value		l instru M:	ctio	n pe	erforn	ns th	e fol	lowii	ng co	mpa	rison	s dep	bend	ent	on the	Э
			, test if , test if		•												
			, test if		•												
			, test if		•	•						,					
	TC is	loade	t of a te ed with compa	a z	ero.												
Words	1																

# Words


Cycles

ſ		Сус	cle Timings for	a Single Instruc	tion	
. [	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20 [	1	1	1+p	1+p	-	
'C25	1	1	1+p	1+p	1	1
[		Сус	le Timings for a	a Repeat Execu	tion	
'20	n	n	n+p	n+p		
'C25 [	n	n	n+p	n+p	n	n

Example

;(ARP = 4)

CMPR 2



4-77

Syntax	[ label	]	CNF	Ð												
Operands	None															
Execution	(PC) + 0 → R			urati	on c	ontro	1(Cl	٩F) s	statu	s bit						
	Affects	s CNI	F.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
Description	On-ch locatio of the CNF is On the CNFP value,	ons 5 <sup>-</sup> CNFI s also e TM instru	12 thr P inst D load S320 uction	ough ructio ed by 20, t	767 on ar y the he ir s the	in da nd se CNF nstru old C	ta m ts th P a ctior	nemo ie Cl nd L nd L n feto valuo	ory. 7 NF b ST1 ch ir ə. Th	This ir it in s instru nmed	nstru tatus uctio liatel cond	ction s regi ns. y foll fetch	is the ster lowin	e cor ST1 Ig a sthe	nple to a CNF new	ment zero. D or CNF
	On the CNFD											imme	ediate	ely fo	ollow	ing a
	On the	TMS	53200	C26 t	his i	nstru	ctior	n is r	not v	alid a	nd is	s und	efine	ed.		
Words	1															

Cycles

.

		Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20	1	1	1+p	1+p		·								
'C25	1	1	1+p	1+p	1	1								
		Cycl	le Timings for a	a Repeat Exect	ution									
'20	n	n	n+p	n+p		—								
'C25	n	n	n+p	n+p	n	n								

Example

CNFD

;A zero is loaded into the CNF status bit, ;thus configuring block B0 as data memory ;(see memory maps in Section 3.4).

Syntax	[label]	CNFP				
Operands	None					
Execution	(PC) + 1 → 1 → RAM co		control (CN	NF) status bit		
	Affects CNF	Ξ.				
Encoding	15 14	13 12 11	10 9	8 7 6	543	2 1 0
	1 1	0 0 1	1 1	0 0 0	0 0 0	1 0 1
Description	to locations is the completer ter ST1 to a Configuring counter as a conjunction to be addres the program MAC, MACE On the TMS CNFP instru	65280 throug ement of the C one. CNF is this block as an address go with the repea- sed simultan counter. Ins D, BLKD, and 632020, the ction uses the	th 65535 in CNFD inst also loade s program enerator to at instructi eously, on tructions t I BLKP inst instruction e old CNF	n program mer ruction and set ed by the CNF n memory allow o access data ons, this allows he from the aux hat take advar structions.	nory space. T s the CNF bit D and LST1 ws the use of from on-chip s two data me iliary register ntage of this f iately followin ond fetch use	of the program RAM. Used in mory locations s and one from feature are the ng a CNFD or the new CNF
				nstruction fetcl		tely following a
	On the TMS	320C26, this	instructio	n is not valid a	nd is undefir	ned.
Words	1					
Cycles						
		Cyc	e Timings f	or a Single Instru	iction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE

		Cycl	e Timings for a	a Single Instruc	ction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		
'C25	1	1	1+p	1+p	1	1
	,	Cycl	e Timings for	a Repeat Execu	ution	
'20	n	n	n+p	n+p		
'C25	n	n	n+p	n+p	n	n

• •

CNFP

;The CNF bit is set to a logic 1, thus ;configuring block B0 as program memory ;(see memory maps in Section 3.4). 1

CONF 2

		۱ ۱	0	0			1	0	0	0			I			CNF0
-			0									4	4			CNIEO
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Execution	(PC) - Const			jran	n/data	a me	mory	/ COI	nfigu	ratio	n mo	de s	tatus	s bits	3	
Operands	0 ≤ 0	onsta	nt ≤ 3													
Syntax	[ labe	[]	CON	١F	cons	tant								i		

Description

The two low-order CNF bits of the instruction word are copied into the CNF0 and CNF1 field of status register ST1. The CNF0 and CNF1 status bits configure the on-chip RAM blocks into program or data memory. The bit combinations and their meanings are shown below in the CONF mode decoding table.

#### Words

Cycles

	Cycle Timings for a Single Instruction											
	PI/DI	P!/DE	PE/DI	PE/DE	PR/DI	PR/DE						
′320C26	1	1	1+p	1+p	1	1						
		Cyc	le Timings for a	a Repeat Execu	tion							
'320C26	n	n	n+p	n+p	n	n						

CONF	Mode	Decoding	Table
------	------	----------	-------

CNF1	CNF0	B0	B1	B2	B3
0	0	data	data	data	data
0	1	program	data	data	data
1	0	program	program	data	data
1	1	program	program	data	program

Example

;Status register bit CNF1 is set to 1 and ;Status register bit CNF0 is set to 0, thus ;configuring the blocks B0 and B1 as ;program memory, B2 and B3 as data memory.

Syntax	[ <i>lab</i>	el ]	DIN.	Г												
Operands	Non	е														
Execution	• •	) + 1 → interru		de (l	NTN	1) sta	itus I	bit								
	Affe	cts INT	м.													
Encoding	15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
Description Words Cycles	disa instr The	interru bled im uction unmas mask r	nmedi does kable	ately not a inter	afte iffect rupt,	r the INTI	DIN M. is nc	T in: ot dis	struc able	tion d by	exec this i	utes. nstruc	Note	e tha , and	t the the	LST
				(	Cycle	Timi	ngs fo	or a S	Single	e Instr	uctio	n				
		PI/DI		PI/DE		PE	E/DI		PE	/DE		PR/DI		PF	R/DE	
,	20	1		1		1	+p		1.	+p						
'C	25	1		1		1	+p		1,	-p		1			1	
				. (	Cycle	Timi	ngs fo	or a F	Repea	at Exe	cutio	n				
ر ب	20	n		n		n	+p		n	+р						
'C.	25	n		n		n	+p		n	+р	1	n			<u>n</u>	

DINT

;Maskable interrupts are disabled, and INTM is ;set to one.

Syntax	Direct: Indirec	-	bel ] bel ]			<i>dma</i> {ind}	[, <ne< th=""><th>ext AR</th><th>P&gt;]</th><th></th><th></th><th></th><th></th><th></th></ne<>	ext AR	P>]					
Operands		ia ≤ 127 xt ARP ≤	7											
Execution	• •	1 → PC → dma +												
	Affecte	ed by CN	F.											
Encoding	15	14 13	12 11	10	9	8	7	6	5	4	3	2	1	0
	Direct: 0	1 0	1 0	) 1	1	0	0		Data N	/lemor	y Adc	iress		
	` 													<u> </u>
	Indirect: 0	1 0	1 C	) 1	1	0	1		Se	e Sect	ion 4.	1		

The contents of the specified data memory address are copied into the contents of the next higher address. DMOV works only within the on-chip data RAM blocks B0, B1, and B2. It works within block B0 if it is configured as data memory and the data move function is continuous across the boundaries of blocks B0 and B1; that is, it works for locations 512 to 1023. The data move function cannot be used on external data memory. If used on external data memory or memory-mapped registers, DMOV will read the specified memory location but will perform no other operations.


When data is copied from the addressed location to the next higher location, the contents of the addressed location remain unaltered.

The data move function is useful in implementing the z-1 delay encountered in digital signal processing. The DMOV function is included in the LTD and MACD instructions (see the LTD and MACD instructions or more information).

#### Words

1

· [		Cycle	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p		
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd



Syntax	[ <i>label</i>	]	EIN	IT												
Operands	None															
Execution	(PC) + 0 → in			ode	(INT	M) st	atus	bit								
	Affects	s INT	М.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	. 1	1	0	0	0	0	0	0	0	0	0

Words

Cycles

The interrupt-mode flag (INTM) in the status register is cleared to logic 0. Maskable interrupts are enabled after the instruction following EINT executes. This allows an interrupt service routine to re-enable interrupts and execute a RET instruction before any other pending interrupts are processed. Note that the LST instruction does not affect INTM. (See the DINT instruction for further information.)

Г		Сус	cle Timings for a	a Single Instruct	lion	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		
'C25	-1	1	1+p	1+p	1	1
[		Сус	le Timings for a	a Repeat Execu	tion	
'20	n	n	n+p	n+p		
'C25	n	n	n+p	n+p	n	n

Example

EINT

1

;Unmasked interrupts are enabled, and INTM is ;set to zero.

Syntax	[ <i>label</i>	]	FOF	RT C	consi	tant										
Operands	Consta	ant =	0 or	1												
Execution	(PC) + 1 → PC Constant → format (FO) status bit															
	Affects FO.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	1	FO

**Description** The format (FO) status bit is loaded by the instruction with the LSB specified in the instruction. The FO bit is used to control the formatting of the transmit and receive shift registers of the serial port. If FO = 0, the registers are configured to receive/transmit 16-bit words. If FO = 1, the registers are configured to receive/transmit 8-bit bytes. FO is set to zero on a reset.

# Words

Cycles

Cycle Timings for a Single Instruction PE/DE PR/DI PR/DE PE/DI PI/DE PI/DI '20 1 1 1+p 1+p \_\_\_\_ 1 1 'C25 1 1 1+p 1+p Cycle Timings for a Repeat Execution '20 n+p n+p \_\_\_\_ \_\_\_\_\_ n n n n n+p n+p 'C25 n n

Example

FORT 1

1

;The FO status bit is loaded with 1, making the ;bit length of the serial port 8 bits.

Syntax	[label]	IDL	E												
Operands	None														
Execution	<b>TMS32020</b> (PC) + 1 —														
	TMS320C2 (PC) + 1 → 0 → interru	PC	ode (	INTI	И) sta	atus	bit								
	Affects INT	м.													
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	0	1	1	1	1	1

Description The IDLE instruction forces the program being executed to wait until an interrupt or reset occurs. The PC is incremented only once, and the device remains in an idle state until interrupted. On the TMS32020, the INTM bit must be set to zero in order for the maskable interrupts to be recognized. On the TMS320C25, INTM is automatically set to zero. Execution of the IDLE instruction causes the TMS320C25 to enter the powerdown mode (see subsection 3.6.7). The on-chip timer continues to operate normally after execution of an IDLE instruction.

#### Words

Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 1+p (min waits for INT) 1 (min waits for INT) \_\_\_\_ 'C25 (Interrupt) destination on-chip ROM 3 (min waits for INT) (Interrupt) destination external memory: 3+2p (min waits for INT) Cycle Timings for a Repeat Execution '20 not repeatable -----'C25 not repeatable

#### Example

IDLE

1

# ;The processor idles until a reset or ;unmasked interrupt occurs.

Syntax	Direct: [ <i>label</i> ] IN <i>dma,PA</i> Indirect: [ <i>label</i> ] IN {ind}, <i>PA</i> [, <i>next ARP</i> ]
Operands	$0 \le dma \le 127$ $0 \le next ARP \le 7$ $0 \le port address PA \le 15$
Execution	(PC) + 1 → PC Port address → address bus A3–A0 0 → address bus A15–A4 Data bus D15–D0 → dma
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Direct: 1 0 0 0 Port Address 0 Data Memory Address
	Indirect: 1 0 0 0 Port Address 1 See Section 4.1
Description	The IN instruction reads a 16-bit value from one of the external I/O ports into the specified data memory location. The $\overline{IS}$ line goes low to indicate an I/O access and the $\overline{STBB}$ B/W and BEADY timings are the same as for an external

0 \_ cess, and the STRB, R/W, and READY timings are the same as for an external data memory read.

Words

1

Γ	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	1+i	2+d+i	2+p+i	3+d+p+i											
'C25	2+i	2+d+i	2+p+i	3+d+p+i	2+i	2+d+i									
Γ	Cycle Timings for a Repeat Execution														
'20	n+ni	2n+nd+ni	2n+p+ni	3n+nd+p+ni											
C25	1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p+ ni	1+n+ni	2n+nd+ni									

Example	•	Read in word from peripheral on port address; 5. Store in data memory location STAT.
	or	
	LRLK 1,520	Load AR1 with decimal 520.
	LARP 1	;Load ARP with decimal 520.
	IN *-,PA1,0;	Read in word from peripheral on port address
	:	;1. Store in data memory location 520.
	:	;Decrement AR1 to 519.
	;	;Load the ARP with 0.

Syntax		Direct: Indirect	-	label label	-	LAC LAC			shift ] shift [, ne:	xt AF	7 <i>P</i> ]]					
Operands		0 ≤ dma 0 ≤ next 0 ≤ shift	ARP	≤ 7	ults to	o 0)										
Execution		(PC) + 1 (dma) x			CC											
		If SXM =	en (dma) is sign-extended. M = 0: en (dma) is not sign-extended.													
		Affected	fected by SXM.													
Encoding	F	15 14	13	12	11	10 9	8	7	6	5	4	3	2	1	0	
	Direct:	0 0	1	0		Shift		0	Da	ta Mei	mory	Add	ress			
	Indirect:	0 0	1	0		Shift		1		See S	Sectio	on 4. <sup>-</sup>	1			
Description	i	into the a	accum	nulato	or. Dur	ring shi	fting, l	low-	y address order bits roed if S	s are	zero	shif ɔ-fill	ted a ed. l	and Higl	loade n-ord	er
Words		1														
Cycles																
				<u> </u>	Cv	cle Timir	nas for	a Sir	igle Instruc	tion			<u> </u>			
		PI/D		Pl/		PE		1	PE/DE		PR/DI		F	PR/D	Ε	
	200			0	. d	1	~	2 dup								

	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		—
'C25	1	2+d	1+p	2+d+p	1	2+d
		Сус	le Timings for a	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p	_	
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

#### LAC DAT6,4 ;(DP = 8)or LAC \*,4 ; If current auxiliary register contains 1030. **Before Instruction** After Instruction Data Data 1h Memory 1h Memory 1030 1030 ACC 12345678h ACC 10h Х Х С С

Syntax	[label] LACK constant											
Operands	$0 \leq \text{constant} \leq 255$											
Execution	(PC) + 1 $\rightarrow$ PC 8-bit positive constant $\rightarrow$ ACC											
	Not affected by SXM.											
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
	1 1 0 0 1 0 1 0 8-Bit Constant											

The 8-bit constant is loaded into the accumulator right-justified. The upper 24 bits of the accumulator are zeroed (that is, sign extension is suppressed).

#### Words


Cycles

. [	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PR/DI	PR/DE										
'20	1	1	1+p		-										
'C25	1	1	1+p	1+p											
[		Сус	le Timings for a	a Repeat Execu	tion										
'20		not rep	eatable			_									
'C25	not repeatable														



LACK 15h

1



Syntax	Direct: Indirect	-	bel ] bel ]	LAC LAC		<i>lma</i> ind} [,	, ne	xt ARF	?]						
Operands	0 ≤ dma 0 ≤ nex		7							·					
Execution	• •	$(PC) + 1 \rightarrow PC$ (dma) x 2 <sup>T</sup> register(3–0) → ACC													
	If SXM = 1: Then (dma) is sign-extended. If SXM = 0: Then (dma) is not sign-extended.														
	Affected	l by SXI	v <b>i</b> .					•							
Encoding	15 14	13	12 1	1 10	9	8	7	6	5	4	3	2	1	0	
	Direct: 0 1	0	0 0	0 0	1	0	0	[	Data M	lemory	Add	lress			
	Indirect: 0 1	0	0 0	0 0	- 1	0	1		See	e Sectio	on 4.	1			

The LACT instruction loads the accumulator with a data memory value that has been left-shifted. The left-shift is specified by the four LSBs of the T register, resulting in shift options from 0 to 15 bits. Using the T register's contents as a shift code provides a variable shift mechanism.


LACT may be used to denormalize a floating-point number if the actual exponent is placed in the four LSBs of the T register and the mantissa is referenced by the data memory address. Note that this method of denormalization can be used only when the magnitude of the exponent is four bits or less.

#### Words

1

Γ	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'20	1	2+d	1+p	2+d+p											
'C25	1	2+d	1+p	2+d+p	· 1	2+d									
Γ		Cycle	e Timings for	a Repeat Execut	tion	· · · · · · · · · · · · · · · · · · ·									
'20	n	2n+nd	n+p	2n+nd+p											
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd									






2

Syntax	[ labe	el]	LA	LK	con	stant	[, ຣ	shift ]								
Operands		it con hift ≤			ults to	0 0)										
Execution	• •	+ 2 - stant :			ACC	;										
	If SXM = 1: Then $-32768 \le \text{constant} \le 32767$ . If SXM = 0: Then $0 \le \text{constant} \le 65535$ . Affected by SXM.															
Encoding	15	14	13	12	11	10	9	8	7	6	5 <sup>·</sup>	4	3	2	1	0
	1	1	0	1		shif			0	0	0	0	0	0	0	1
					-		16	-Bit C	Constar	nt						
Description	shifte	ed 16-	bit co	onsta	int is	sign-	exte	ende	d if S	XM	= 1; c	then	wise,	the l	nigh	r. The order

bits of the accumulator (past the shift) are set to zero. Note that the MSB of the accumulator can be set only if SXM = 1 and a negative number is loaded. The shift count is optional and defaults to zero.

Words

[	Cycle Timings for a Single Instruction					
Г	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2	2+2p	2+2p		
'C25	2	2	2+2p	2+2p	2	2
[	Cycle Timings for a Repeat Execution					
'20	not repeatable					
'C25	not repeatable					




Syntax			•	abel ] abel ]		LAR LAR		<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands	Ċ	) ≤ a		: 127 iry reį .RP ≤		r AR	≤ 7									
Execution		• •		→ PC auxilia		egiste	er AR									
Encoding		15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1	1	0	AR		0		Data N	/lemor	y Adc	iress		
	Indirect:	0	0	1	1	0	AR		1		Se	e Sect	ion 4.	1		
Description	Indirect:       0       1       0       AR       1       See Section 4.1         The contents of the specified data memory address are loaded into the designated auxiliary register (AR).												desig-			
						•	e auxilia egisters	-		•						

and store the auxiliary registers during subroutine calls and interrupts. If an auxiliary register is not being used for indirect addressing, LAR and SAR enable the register to be used as an additional storage register, especially for swapping values between data memory locations without affecting the contents of the accumulator.

#### Words

1

		Cycl	e Timings for	a Single Instrue	ction								
	PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE												
'20	1	2+d	1+p	2+d+p	. — ·	_							
'C25	1	2+d	1+p	2+d+p	1	2+d							
		Cycl	e Timings for	a Repeat Execı	ution								
'20	n	2n+nd	n+p	2n+nd+p		<u> </u>							
'C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd							



# Note:

LAR, in the indirect addressing mode, ignores any AR modifications if the AR specified by the instruction is the same as that pointed to by the ARP. Therefore, in Example 2, AR4 is not decremented after the LAR instruction.

1

Syntax	[ labe	əl ]	LA	RK	AR	, con	stan	t								
Operands			ant ≤ ary re		r AR	≤7										
Execution	• •		→ PC stant -		xiliar	y reg	ister	AB	ł							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	. 0	0	0		AR					8-Bit	Const	ant		

DescriptionThe 8-bit positive constant is loaded into the designated auxiliary register (AR)<br/>right-justified and zero-filled (that is, sign-extension suppressed).

LARK is useful for loading an initial loop counter value into an auxiliary register for use with the BANZ instruction.

### Words

Cycles

[		Cycl	e Timings for	a Single Instruc	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for	a Repeat Execu	ution	L
'20		not rep	eatable		_	
'C25			not rep	eatable		

Example

#### LARK AR0,15



Syntax	[labe	e/ ]	LA	RP	con	stant										
Operands	0 ≤ 0	onst	ant ≤	7												
Execution	(PC) (ARP Cons	) → ,	ARB													
	Affect	ts AF	RP an	d AR	B.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	1	0	1	1	0	0	0	1		ARP	

Description

The auxiliary register pointer is loaded with the contents of the three LSBs of the instruction (a 3-bit constant identifying the desired auxiliary register). The old ARP is copied to the ARB field of status register ST1. ARP can also be modified by the LST, LST1, and MAR instructions, as well as any instruction that is used in the indirect addressing mode.

The LARP instruction is a subset of MAR; that is, the opcode is the same as MAR in the indirect addressing mode. The following instruction has the same effect as LARP:

MAR \*, constant

Words

Cycles

		Cycl	e Timings for a	a Single Instru	ction									
	PI/DI													
'20	1	1	1+p	1+p										
'C25	1	1	1+p	1+p	1	1								
		Cycl	e Timings for a	a Repeat Execu	ution									
'20	n	n	n+p	n+p										
'C25	n	n	n+p	n+p	n	n								

Example

LARP 1

1

;Any succeeding instructions will use auxiliary ;register AR1 for indirect addressing.

1

LDP

or LDP

Syntax	Direct: Indirect	-	bel ] bel ]	LDF LDF		<i>dma</i> {ind}	, next	ARF	<b>'</b> ]					
Operands	0 ≤ dma 0 ≤ nex		7											
Execution	(PC) + Nine LS	1 → PC SBs of (c		→ data	page	e poin	ter re	gistei	. (DP)	stat	us bi	its		
	Affects	DP.												
Encoding	15 1	4 13	12	11 10	9	8	7	6	5	4	3	2	1	0
	Direct: 0	1 0	1	0 0	1	0	0		Data N	/lemor	y Add	lress		
	Indirect: 0	1 0	1	0 0	1	0	1		See	e Sect	ion 4.	1		
Deceviation	The nin		of the	aanta		f the	مططعم					100	-+:-	

Description

The nine LSBs of the contents of the addressed data memory location are loaded into the DP (data memory page pointer) register. The DP and 7-bit data memory address are concatenated to form 16-bit data memory addresses. The DP may also be loaded by the LST and LDPK instructions.

Words


Cycles

		Cycl	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p	_	
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycl	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p		
'C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd

Example

DAT127; (DP = 511)

;If current auxiliary register contains 65535.



Syntax	[labe	]	LDF	PK (	cons	tant										
Operands	0 ≤ cc	onsta	nt ≤ ∜	511												
Execution	(PC) · Const			a me	mor	y pag	ge po	ointe	r (DF	) sta	itus t	oits				
	Affect	s DP.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	0	0					DP		,		

DescriptionThe DP (data memory page pointer) register is loaded with a 9-bit constant.<br/>The DP and 7-bit data memory address are concatenated to form 16-bit direct<br/>data memory addresses. DP  $\geq$  8 specifies external data memory. DP = 4<br/>through 7 specifies on-chip RAM blocks B0 or B1. Block B2 is located in the<br/>upper 32 words of page 0. DP may also be loaded by the LST and LDP instruc-<br/>tions.

Words

Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 1 1 \_\_\_\_\_ \_\_\_\_ 1+p 1+p 'C25 1 1 1 1 1+p 1+p **Cycle Timings for a Repeat Execution** not repeatable '20 -----\_\_\_\_ 'C25 not repeatable

Example

LDPK 64

1

;The data page pointer is set to 64.

Syntax		rect: direct:	[ label ] [ label ]	LPH LPH	<i>dma</i> {ind}	[, next ARP	']	
Operands		≤ dma ≤1: ≤ next AR						
Execution	•	PC) + 1 → ma) → P		(31 – 16)				
Encoding		15 14	13 12	11 10	98	76	5 4 3	2 1 0
	Direct:	0 1	0 1	0 0	1 1	0 [	Data Memory Ac	ldress
	Indirect:	0 1	0 1	0 0	1 1	1	See Section 4	4.1
Description		ne P regist w-order P					ontents of dat	a memory. The
		ne LPH ins register a					ing the high-o	order bits of the
Words	1							
Cycles								
	Г			Outle Tie		Cinale Instru	ation	
	-	PI/DI	PI/D		PE/DI	PE/DE	PR/DI	PR/DE
	'20	1	2+0					
	201			1 1	1+D	2+a+p		
	20 'C25	 1	2+d		1+p 1+p	2+d+p 2+d+p	1	 2+d
					1+p			2+d
				Cycle Tin	1+p	2+d+p		2+d
	'C25	1	2+d	Cycle Tin	1+p nings for a	2+d+p a Repeat Exec		2+d 
Example	'C25 '20 'C25 L1	1 n n PH DAT(	2+d 2n+r 1+n+	Cycle Tin nd DP = 4)	1+p nings for a n+p n+p n+p	2+d+p a Repeat Exect 2n+nd+p 1+n+nd+p liary reg: Data	eution	1+n+nd
Example	'C25 '20 'C25 L1	1 n PH DAT( PH *	2+d 2n+r 1+n+ );( ;I Before	Cycle Tin nd DP = 4) f curre	1+p nings for a n+p n+p nt auxi	2+d+p a Repeat Exec 2n+nd+p 1+n+nd+p liary reg:	n After Instruct	1+n+nd
Example	'C25 '20 'C25 L1	n n PH DAT( PH * Data Memory	2+d 2n+r 1+n+ );( ;I Before	Cycle Tin       nd       nd       DP = 4)       f curre       e Instruction	1+p nings for a n+p n+p n+p nt auxi	2+d+p a Repeat Exect 2n+nd+p 1+n+nd+p liary regi Data Memory	n After Instruct	1+n+nd 1+n+nd ins 512.

Syntax	[labe	/]	LRI	LK	AR,	С	onsta	ant								
Operands	0 ≤ a 0 ≤ c															
Execution	(PC) Cons															
	Not a	ffecte	ed by	SXN	/i; do	es no	ot affe	ect \$	SXM.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	0		AR		0	0	0	0	0	0	0	0
		1 1 0 1 0 AR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
Description	The 1	The 16-bit immediate value is loaded into the auxiliary register specified by the NR field. The specified constant must be an unsigned integer, and its value is not affected by SXM.														
<i>Description</i> <i>Words</i>	AR fie	eld. T	he sp	ecifi	ed co					aux						
	AR fie not af	eld. T	he sp	ecifi	ed co					aux						
Words	AR fie not af	eld. T	he sp	ecifi	ed co 1.	onsta	nt mu	ustl		e aux unsi	gnec	linte				
Words	AR fie not af 2	eld. T	he sp	ecifi	ed co l. Cycl	e Tim	nt mu	ustl	be an Single	e aux unsi	gnec	linte	ger, a	and i		lue is
Words Cycles	AR fie not af 2	eld. T	he sp	ecifi SXM	ed co l. Cycl	e Tim	nt mu ings f	ustl	Single PE	e aux unsi e Inst	gnec	l inte	ger, a	and i	ts va	lue is
Words Cycles	AR fie not af 2	eld. T fecte	he sp	PI/D	ed co l. Cycl	e Timi 2	ings f E/DI	ustl	Single PE 2+	e aux unsi e Instr /DE	gnec	l inte	ger, a	and i	ts va	lue is
Words Cycles	AR fie not af 2	eld. T fecte	he sp	PI/D	ed co 1. Cycl	e Tim 2 2	nt mu ings f 'E/DI 2+2p 2+2p	or a	Single PE 2+	e aux unsi e Instr /DE -2p	gnec	n PR/D 2	ger, a	and i	R/DE	lue is
Words Cycles '2 'C2	AR fie not af 2	eld. T fecte	he sp	PI/D 2 2	ed co 1. Cycl	e Timi P 2 e Timi	ings f E/DI 2+2p 2+2p Ings f	or a	Single PE 2+ 2+	e aux unsi e Instr /DE -2p	gnec	n PR/D 2	ger, a	and i	R/DE	lue is

# Example

# LRLK AR3,3080h



Syntax	Direc		[ label ] [ label ]		LST LST		<i>dma</i> {ind}	[, ne	xt AR	P]					
Operands		ma ≤ 1 ext AR		,											
Execution		+ 1 → i) → sta	PC atus reg	ister	ST0										
			P, OV, O' fect INT												
Encoding	_15	14	13 12	11	10	9	8	7	6	5	4	З	2	1	0
	Direct: 0	1	0 1	0	0	0	0	0		Data N	/lemor	y Adc	iress		
	Indirect: 0	1	0 1	0	0	0	0	1		See	e Sect	ion 4.	1		
Description	the IN thoug addre	NTM (in gh a ne essing	ter ST0 i terrupt r w ARP mode, th ontained	node is loa ne sp	) bit is ided. iecifie	sur Ifa edv	naffect a next /alue i	ted b ARI is igi	y LST P valu nored.	ARB: ARB: Inste	is als pecifi ad, A	so un ied v \RP	naffe via th	ctec ie in	deven Idirect
	routir (over and [	ne calls flow mo DP (dat	truction s. The S ode) bit, ta memo the data	TO c INTN ory pa	ontaii /I (inte age p	ns erru ooir	the st upt mo ater). 1	atus de) i Thes	bits: bit, AF e bits	OV (d RP (au	overfl Ixiliar	ow f y reg	lag) jiste	bit, r po	OVM inter),


15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP			OVM	1	INTM				DP					

Words .

1

		Cycle	e Timings for	a Single Instruc	tion								
[	Cycle Timings for a Repeat Execution       '20     n       2n+nd     n+p       2n+nd+p												
'20	1	2+d	1+p	2+d+p									
'C25	1	2+d	1+p	2+d+p	1	2+d							
		Cycl	PE/DI         PE/DE         PR/DI         PR/           1+p         2+d+p             1+p         2+d+p         1         2+           Timings for a Repeat Execution              n+p         2n+nd+p										
'20 [	n	2n+nd	n+p	2n+nd+p	—								
'C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd							

Example 1 LARP 0 LST \*,1 ;The data memory word addressed by the contents ;of auxiliary register AR0 is loaded into ;status register ST0, except for the INTM bit. ;Note that even though a next ARP value is ;specified, that value is ignored, and even ;though a new ARP is loaded, the old ARP is not ;loaded into ARB.



												,
Syntax	Direct: Indirect:	[ label ] [ label ]	LST1 LST1	<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands	0 ≤ dma ≤ 0 ≤ next A					·						
Execution	(PC) + 1 - (dma) → s (ARB) → ,	status regist	er ST1									
		RP, ARB, CN HM, and FS				), TXN	I, and	I PM.				r
Encoding	15 14	13 12 1	11 10	98	7	6	5	4	3	2	1	0
Direc	ct: 0 1	0 1	0 0	0 1	0		Data N	/lemor	y Ado	lress		
Indired	ct: 0 1	0 1	0 0	0 1	1		Se	e Sect	ion 4.	.1		
Description	memory v. tate contex addressing LST1 is us tains these figuration of flag), FO (s ter shift m HM (hold r bits 5, 6, a	ister ST1 is alue, which at switching. g mode, the eed to load si e status bits: control), TC serial port fo ode). ST1 o node), and F nd 9 are one yord are as f	are load Note tha specifie tatus bits ARB (are (test/cor rmat), T) on the TM =SM (fra es. The b	ed into A at if a nex d value s after int uxiliary r htrol), SX XM (tran AS320C me sync	ARB (t AF is ig terru egis (M (s smit 25 a hror	, are a P valu nored upts ar ter pol sign-e: mode ulso co nizatio	lso lo ue is s inter t xtensi e), anc ntain n moo	aded specif orouti ouffer ion m d the l s sta de). C	ine c (ine c (), Cf (), Cf () (), Cf ()) (), Cf ()) ()) (), Cf ()) (), Cf ()) (), Cf ()) ()) ()) (), Cf ()) ()) ()) ()) ()) ()) ()) ()) ()) ()	ARI via th alls. NF (I ), XF proc pits: ne TM	P to ne in ST RAM (ex Juct C (c MS3	facili- direct 1 con- 1 con- ternal regis- carry), 2020,
	15 14	13 12 11		98	7	6	5	4	3	2	1	0
	ARB	CNF <sup>‡</sup> TO	C SXM	C† 1	1‡	HM†	FSM†	XF	FO	ТХМ	PN	1
	† On the TM	AS32020, bits 5	5, 6, and 9	are ones.								

 On the TMS320C26, bits 12 and 7 hold CONF0 and CNF1, respectively (see the CONF instruction for decoding).

Words

1

Assembly Language Instructions

	Γ	·····	Cycl	e Timings for	a Single Instr	uction	
		PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
	'20	1	2+d	1+p	2+d+p		
	'C25	1	2+d	1+p	2+d+p	1	2+d
			Cycl	e Timings for	a Repeat Exe	cution	
	'20	<u>n</u>	2n+nd	n+p	2n+nd+p		
	'C25	n	2n+nd	n+p	2n+nd+p	n	2n+nd
Example 1		ARP 3 5T1 *	;of au: ;bits d	xiliary re	gister AR	ressed by t 3 replaces <sup>-</sup> ST1, and AR	the status
Example 2	LS	T1 61h	;(DP =	0)			
			Before Instruc	tion		After Instructio	n
		Data Memory 97	05	580h	Data Memory 97	058	BOh
		ST0	0AC	000h	STO [	000	00h
		ST1	05	581h	ST1	058	30h
Example 3		RP AR4 511 *	;(AR4 =	= 3FEh)			
			Before Instruc	ction		After Instructi	on
		AR4		3FEh <sup>′</sup>	AR4	31	=Dh
		Data Memory 1022	4	F90h	Data Memory 1022	4F	90h
		ST0	OF	C04h	ST0	5C	04h
		ST1	OÈ	780h	ST1	4F	90h

Example 4	LARP AR4 LST1 *-,1	;(AR4 = 3FEh)	)	
		Before Instruction		After Instruction
	AR4	3FEh	AR4	3FDh
	Data Memory 1022	6190h	Data Memory 1022	6190h
	ST0	0FE04h	ST0	7E04h
	ST1	0593h	ST1	6190h

Syntax		Direct: ndirect:	[ label ] [ label ]		「 <i>dm</i> 」 「{ind		ext Al	RP ]					
Operands		) ≤ dma ≤ 1 ) ≤ next AF											
Execution	•	(PC) + 1 → (dma) → T											
Encoding		15 14	13 12	11	10 9	8	7	6	5	4	3	2 1	1 0
	Direct:	0 0	1 1	1	1 0	0	0		Data M	emory	y Add	lress	
	Indirect:	0 0	1 1	1	1 0	0	1		See	Secti	on 4.	1	
Description	d ti	The T regis dress (dma ion for mult and MPYU	). The LT iplication	instrue . See t	ction m	hay be	euse	ed to lo	ad the	e T re	egist	er in p	orepara-
Words	1	l											
Cycles													
	-												
				Cycle	Timing	s for a	Singl	le Instru	uction				
		PI/DI	PI/D	E	PE/C	01	PE	E/DE	F	PR/DI		PR/	DE
	'20	1	2+0	3	1+p		2+	-d+p					-
	'C25	1	2+0	1	1+p		2+	d+p	_	1		2+	d
				Cycle	Timing	s for a	Repe	at Exec	cution				
	'20	n	2n+r	nd	n+p		2n+	-nd+p					-
	'C25	<u>n</u>	1+n+	nd	n+p		1+n-	+nd+p		n		1+n-	+nd
Example	0	UT DAT2 or UT * Data Memory 1048 T	;I	DP = f f cur: Instructi	rent a	auxil	Dat Dat Mem 104 T	a ory		r Instru	uctior 6:		048.
								_					

٠

Syntax		Direc Indire		-	bel ] bel ]		LTA LTA		<i>dma</i> {ind}	[, ne	ext ARI	¤]						
Operands		0 ≤ d 0 ≤ n		. – .	7													
Execution		(dma (ACC	+ 1 - 1) → <sup>-</sup> C) + (1 1ts O\	Г regi shifte	ster d P r	0	,		CC d PM.									
		Affec						un										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	-
	Direct	t: O	0	1	1	1	1	0	1	0		Data N	/lemor	y Ado	iress			
																		-
	Indirect	t: o	0	1	1	1	1	0	1	1		Se	e Sect	ion 4.	.1			
Description		dress statu	s (dm s bits	a). Th , are a	ie coi addei	nten <sup>:</sup> d to t	ts of t he ac	he cur	orodu nulato	ct re or, w	of the gister, rith the ded in	shifte resul	ed as t left i	defi n the	ned e acc	by th cum	ne Pl	М
Words		1																

		Cycl	Cycle Timings for a Single Instruction														
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE											
'20	1	2+d	2+d         1+p         2+d+p            2+d         1+p         2+d+p         1														
'C25	1	2+d	1	2+d													
[		Cycl	e Timings for	a Repeat Execu	ution												
'20 [	n	2n+nd	n+p	2n+nd+p													
'C25	n	1+n+nd	1+n+nd+p	n	1+n+nd												

С

# Example

;(DP = 6, PM = 0)DAT36 LTAor ; If current auxiliary register contains 804. LTA\* After Instruction **Before Instruction** Data Memory 804 Data Memory 804 62h 62h 62h 3h Т Т 0Fh 0Fh Ρ Ρ ACC 0 X 5h 14h ACC

С

Syntax		rect: direct:,	[ label [ label	-	LTD LTD		<i>dma</i> {ind}	[, <i>ne</i> >	d ARI	P]					
Operands		≤ dma ≤ ≤ next A													
Execution	(dr (dr (Ad	ma) $\rightarrow c$ CC) + (s	→ PC registe dma + 1 shifted P /; affecte (TMS320	regis ed by (	DVM										
Encoding	1	5 14	13 12	. 11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0 0	1 1	1	1	1	1	0	· · · · · · · · · · · · · · · · · · ·	Data N	lemor	y Add	iress		
	Indirect:	0 0	1 1	1	1	1	1	1		Se	e Sect	ion 4.	1		

Description

The T register is loaded with the contents of the specified data memory address (dma). The contents of the P register, shifted as defined by the PM status bits, are added to the accumulator, and the result is placed in the accumulator. The contents of the specified data memory address are also copied to the next higher data memory address.

This instruction is valid for blocks B1 and B2 and is also valid for block B0 if block B0 is configured as data memory. The data move function is continuous across the boundary of blocks B0 and B1 but cannot be used with external data memory or memory-mapped registers. This function is described under the instruction DMOV. Note that if used with external data memory, the function of LTD is identical to that of LTA.

#### Words

1

• [		Cycle	e Timings for	a Single Instruc	tion								
	PI/DI	2+d         1+p         2+d+p            2+d         1+p         2+d+p         1         2+d           Cycle Timings for a Repeat Execution           2n+nd         n+p         2n+nd+p											
'20	1	2+d	1+p	2+d+p									
'C25	1	2+d	1+p	2+d+p	1	2+d							
[		Cycle	e Timings for	a Repeat Execu	tion								
'20 [	n	2n+nd	n+p	2n+nd+p	—								
'C25	n	n 1+n+nd n+p 1+n+nd+p n											


Example

DAT126; (DP = 7, PM = 0)

Or LTD \*

LTD

; If current auxiliary register contains 1022.



Syntax			[ label ] [ label ]	LTP LTP	<i>dma</i> {ind}		xt ARP	]	
Operands		$0 \le dma \le 12$ $0 \le next ARI$						-	
Execution	(	(PC) + 1 → I (dma) → T r (shifted P re Affected by I	egister gister) →	ACC					
Encoding		15 14 1	3 12	11 10	98	7	6	543	3210
	Direct:	0 0	1 1	1 1	1 0	0	D	ata Memory A	ddress
	Indirect:	0 0	1 1	1 1	1 0	1		See Section	4.1
Description	t		product r	register	s stored	in th	e accun	nulator. The	ta memory loca- shift at the out-
Words	1	1							
Cycles									
				Cycle Tin	ings for a	a Sing	le Instru	ction	
		PI/DI	PI/DE		PE/DI	<u> </u>	E/DE	PR/DI	PR/DE
	'20	1	2+d		1+p	2.	+d+p		
	'C25	1	2+d		1+p	2-	-d+p	1	2+d
	İ	ļ	, 	Cycle Tim	nings for a	r		ution	
	'20	n	2n+nd		n+p		+nd+p		
	'C25	n	1+n+n	d	n+p	1+n	+nd+p	n.	1+n+nd
Example	c	LTP DAT36 Or			PM = 0				
	I	LTP *			nt auxi	liar		ster conta	
		Data	Before Ins	62h	1	Data		After Instruction	62h
		Memory 804		0211	J	Memo 804			5211
		т [		Зh	]	т			62h
		P		0Fh	]	Ρ			0Fh
		ACC X		5h	]	ACC	×		Fh

Syntax	Dire Indir		-	bel ] bel ]		LTS LTS		<i>dma</i> [ind]	[, ne	xt AR	<i>P</i> ]					
Operands		lma ≤ iext A		7												
Execution	(dma	+ 1 - a) → T C) (s	regi:	ster	egist	:er) –	→ A	CC								
		cts O∖ cts C (			•		nd	OVM.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct: 0	1	0	1	1	0	1	1	0		Data N	Memor	y Ado	lress		
	Indirect: 0	1	0	1	1	0	1	1	1		Se	e Sect	ion 4.	1		
Description	The	T regi	ster is	load	ded v	vith th	ne c	onter	nts o	f the a	ddres	sed	data	mer	nory	/loca

The T register is loaded with the contents of the addressed data memory location. The contents of the product register, shifted as defined by the contents of the PM status bits, are subtracted from the accumulator. The result is left in the accumulator.

# Words

1

		Cycle	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p		
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

## Example


DAT36 ; (DP = 6, PM = 0)

LTS \*

LTS

or

; If current auxiliary register contains 804.



Syntax	Direct: Indirect:	[ label ] [ label ]		pma, dma pma, {ind} [, next ARP ]
Operands Execution	0 ≤ pma ≤ 0 ≤ dma ≤ 0 ≤ next A TMS32020	127 RP ≤ 7		
	(PC) + 2 – (pma) -→ F			
	Then (AC (dma) → (dma) × Modify A (PC) + 1	<ul> <li>T register,</li> <li>(pma, addre</li> <li>(ARP) and</li> </ul>	ssed by I ARP as	
	(dma) <i>→</i> (dma) ×	R(ARP) and	ssed by	PC) → P register
	Affects O	/; affected by	/ OVM a	ind PM.
	TMS320C	25:		
	$\begin{array}{l} (PC) + 2 \rightarrow \\ (PFC) \rightarrow \\ (pma) \rightarrow \\ \end{array}$	ICS		
	Then (AC (dma) → (dma) × Modify A (PFC) + (repeat o Else (AC0 (dma) → (dma) ×	$\bar{AR}(ARP)$ and $1 \rightarrow PFC$ , counter) – 1 - C) + (shifted Tregister (pma, addres AR(ARP) and	ssed by ARP as → repea P regist ssed by	PFC) → P register, s specified, at counter. er) → ACC PFC) → P register

Affects C and OV; affected by OVM and PM.

#### Encoding

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	1	1	0	1	0		Data	a Merr	iory A	ddres	5	
						Pro	ograr	n Mer	nory A	ddres	s					
Indirect:	0	1	0	1	1	1	0	1	1		S	See Se	ection	4.1		
						Pre	ograr	n Mer	nory A	ddres	s					

#### Description

The MAC instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C25 may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. On the TMS32020, data and program memory locations must reside on-chip. Note that on both devices, the upper eight bits of the program memory address should be set to 0FFh in order to address B0 program RAM, and the upper six bits of dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction.

When the MAC instruction is repeated, the program memory address contained in the PC/PFC is incremented by one during its operation. This enables accessing a series of operands in memory. MAC is useful for long sum-of-products operations, since MAC becomes a single-cycle instruction once the RPT pipeline is started.

Words


2

. [	***	Cycl	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	3	N/A	3 + 2p	N/A		—
'C25	Table in on	-chip RAM:	<b> </b>			
	3	4+d	4+2p	5+d+2p	4	5+d
	Table in on	-chip ROM:				
	4	5+d	4+2p	5+d+2p	4	5+d
	Table in ex	ternal memory:				
	4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
		Cycl	e Timings for	a Repeat Execu	tion	<u> </u>
'20	2+n	N/A	2+n+2p	N/A		-
'C25	Table in on	-chip RAM:	· · · · · · · · · · · · · · · · · · ·			
]	2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in on	-chip ROM:				
	3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in ext	ternal memory:				
	3+n+np	3+2n+nd +np	3+n+np +2p	3+2n+nd+p +2p	3+n+np	3+2n+nd +np

Example

SPM 3 ;Select a shift-right-by-6 mode on PR output. ;on PR output. CNFP ;Configure block B0 as program memory ;(OFFXXh). LARP 1 ;Use AR1 to address block B1. LRLK 1,768 ; Point to lowest location in RAM block B1 RPTK 255 ;Compute 256 sum-of-product operations. MAC OFF00h, \*+ ;Multiply/accumulate and increment AR1.

The following example shows register and memory contents before and after the third step repeat loop:



Syntax	Direct: Indirect:	[ label ] [ label ]		pma, dma pma, {ind} [, next ARP]
Operands Execution	0 ≤ pma ≤ 0 ≤ dma ≤ 0 ≤ next A TMS32020	127 RP ≤ 7		
	(PC) + 2 (pma) -→ F			
	Then (AC (dma) $\rightarrow$ (dma) $\rightarrow$ (dma) $\rightarrow$ (dma) $\rightarrow$ (PC) + 1 (repeat of Else (AC (dma) $\rightarrow$ (dma) $\rightarrow$ (dma) $\rightarrow$ Modify A (TOS) $\rightarrow$ F	• dma + 1, AR(ARP) and $\rightarrow$ PC, counter) – 1 - C) + (shifted • T register, (pma, addres • dma +1, AR(ARP) and	ssed by d ARP as → repea P registe ssed by ARP as	PC) → P register, s specified, t counter. er) → ACC PC) → P register specified.
	TMS320C	25:		
	$\begin{array}{l} (PC) + 2 \rightarrow \\ (PFC) \rightarrow N \\ (pma) \rightarrow P \end{array}$	ICS		
	Then (AC (dma) →	ounter) ≠ 0: C) + (shifted T register, (pma, addres	Ū	er) $\rightarrow$ ACC, PFC) $\rightarrow$ P register,

 $(dma) \rightarrow dma + 1$ ,

Modify AR(ARP) and ARP as specified,

 $(PFC) + 1 \rightarrow PFC,$ 

(repeat counter)  $-1 \rightarrow$  repeat counter.

Else (ACC) + (shifted P register)  $\rightarrow$  ACC (dma)  $\rightarrow$  T register, (dma) × (pma, addressed by PFC)  $\rightarrow$  P register (dma)  $\rightarrow$  dma + 1, Modify AR(ARP) and ARP as specified. (MCS)  $\rightarrow$  PFC

Affects C and OV; affected by OVM and PM.

Encoding

	15	14	13	12	11	10	9	8	7_	6	5	4	3	2	1	0
Direct:	0	1	0	1	1	1	0	0	0		Data	a Merr	iory Ac	dress	8	
						Pr	ograr	n Mei	nory A	ddres	S					
Indirect:	0	1	0	1	1	1	0	0	1		ę	See Se	ection	4.1		
						Pre	ograr	n Mer	nory A	ddres	S					

Description

The MACD instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C25 may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. On the TMS32020, data and program memory locations must reside on-chip. Note that on both devices, the upper eight bits of the program memory address should be set to 0FFh in order to address B0 program RAM, and the upper six bits of dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. If MACD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MAC instruction (see the DMOV instruction description).

MACD functions in the same manner as MAC, with the addition of data move for block B0, B1, or B2. Otherwise, the effects are the same as for MAC. This feature makes MACD useful for applications such as convolution and transversal filtering.

When the MACD instruction is repeated, the program memory address contained in the PC/PFC is incremented by one during its operation. This enables accessing a series of operands in memory. When used with RPT or RPTK, MACD becomes a single-cycle instruction, once the RPT pipeline is started.

#### Note:

The data move function for MACD can occur only within the data blocks, B0 - B2, of the on-chip RAM


Words

ſ		Cycl	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	3	N/A	3 + 2p	N/A		
'C25	Table in on	-chip RAM:				
	3	4+d	4+2p	5+d+2p	4	5+d
	Table in on	-chip ROM:				
	4	5+d	4+2p	5+d+2p	4	5+d
	Table in ex	ternal memory:				
	4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p
ſ		Cycl	e Timings for	a Repeat Execu	tion	
'20	2+n	N/A	2+n+2p	N/A		
'C25	Table in on	-chip RAM:	· · · · · · · · · · · · · · · · · · ·			•••••••••••••••••••••••••••••••••••••••
	2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in on	-chip ROM:				•
	3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table in ex	ternal memory:				
	3+n+np	3+2n+nd +np	3+n+np +2p	3+2n+nd+np +2p	3+n+np	3+2n+nd +np

Example

SPM SOVM	0	;Select no shift mode on PR output. ;Set overflow mode.
CNFP		;Configure block B0 as program memory ;(OFFXXh).
LARP	3	;Use AR3 to address block B1.
LRLK	3,1023	;Point to highest location in RAM block B1.
RPTK	255	;Compute 1 sample of a length-256 ;convolution.
MACD	0FF00h,*-	;Multiply/accumulate, shift data word in ;block B1 and decrement AR3.

The following example shows register and memory contents before and after the third step repeat loop:



Syntax		ect: irect:	•	bel ] bel ]		MAR MAR		<i>dma</i> {ind}	[, ne	ext AR	<i>P</i> ]					
Operands		dma ≤ next A		7												
Execution	Мо	;) + 1 - difies / OP in	RP, A	•		•	bec	ified b	by th	e indi	ect a	ddre	ssinę	g fiel	d (a	cts as
Encoding	15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	1	0	1	0	1	0	1	0		Data	Memoi	ry Ado	iress		]
	Indirect:	1	0	1	0	1	0	1	1		Se	e Sec	tion 4	.1		
Description	mo mo use the	e MAR de. In ti dified; d only old AR tion tha	he ind howe to moo P is c	irect ver, r difyth opiec	add no u: ne ai d to t	ressii se is uxiliai the Al	ng ma ry r RB	mode ide of egiste field c	, the the ers o of sta	auxilia memo r the A atus re	ary re ry be RP. If gister	gister ing re a ne> r ST1	rs an efere ct AR . No <sup>-</sup>	id the ence IP is te th	e AF d. M spe at a	RP are IAR is cified, ny op-


In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (that is, MAR \*,4 performs the same function as LARP 4).

ports indirect addressing. ARP may also be loaded by an LST instruction.

# Words

1.

	Cycle Timings for a Single Instruction													
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE								
'20 [	1	1	1+p	1+p		—								
'C25 [	1	1	1+p	1+p	. 1	1								
		Cycl	e Timings for a	a Repeat Execu	ition									
'20	n	n	n+p	n+p		—								
C25	n	n	n+p	n+p	n	n								



Syntax			[ label ] [ label ]	MPY MPY	<i>dma</i> {ind}	[, next ARI	P]	
Operands		$0 \le dma \le 1$ $0 \le next AR$						
Execution	,	(PC) + 1 → (T register) :		P regist	er			
Encoding		15 14 1	3 12 1	11 10	98	76	543	2 1 0
	Direct:	0 0	1 1	1 0	0 0	0	Data Memory Ac	idress
	Indirect:	0 0	1 1	1 0	0 0	1	See Section 4	4.1
Description		The content data memor						the addressed
Words	1	i						
Cycles								
			c	Cycle Timir	igs for a	Single Instr	uction	
		PI/DI	PI/DE		E/DI	PE/DE	PR/DI	PR/DE
	'20	1	2+d	1	+p	2+d+p		
	'C25	1	2+d	1	+p	2+d+p	1	2+d
			c	ycle Timir	ngs for a	Repeat Exe	cution	
	'20	n	2n+nd	n	+p	2n+nd+p	<u> </u>	
	'C25	n	1+n+nd	l n	+p	1+n+nd+p	n	1+n+nd
Example	С	IPY DAT1. Dr IPY *		P = 8	auvil	iary rog	ister conta	ing 1037
		11 1	Before In		. UUALI	ildiy leg	After Instruct	
		Data Memory 1037		7h	]	Data Memory 1037		7h
		т		6h	]	Т		6h
		Р		36h	]	Р		2Ah

Syntax		)irect: ndirec		[ label ] [ label ]		MPYA MPYA	<i>dma</i> {ind}	[, ne	xt ARI	7]					
Operands			na ≤ 1: xt ARI												
Execution	() (	ACĆ) T reg	ister) >	PC ifted P < (dma) d OV; a	) → P	regist	er	nd P	M.						
Encoding		15	14 1	3 12	11	10	€ €	7	6	5	4	3	2	1	0
-	Direct:	0	0	1 1	1	0	10	0		Data N	Memor	y Add	dress	•	
	Indirect:	0	0	1 1	1	0	10	1		Se	e Sect	tion 4	.1		
Description	d	ata m	nemor	s of the / locations s defin	on. Th	e resu	lt is pla	ced i	n the F	regi	ster. <sup>-</sup>	Thep	orev	ious	prod-
Words	- 1														
Cycles															
	r														
					Cycl	le Timir	gs for a	ı Sing	le Instr	uctior	า่				
	-	PI	/DI	PI/i		1	gs for a /DI		le Instr E/DE	1	ו PR/DI		Р	R/DE	
	'C25		/DI 1	PI/I 2+	DE	PE		P		1				R/DE 2+d	
			1	2+	DE d Cycl	PE 1 le Timir	/DI ⊦p gs for a	P 24 Repe	E/DE ⊦d+p eat Exe		PR/DI 1			2+d	
	'C25 'C25				DE d Cycl	PE 1 le Timir	/ <b>DI</b> +p	P 24 Repe	E/DE ⊦d+p		PR/DI 1				
Example	<sup>.</sup> С25 [ м о	PYA r	1 n DAT1	2+ 1+n 3 ;	DE d Cycl +nd (DP =	PE 1 le Timir n 6, P	/DI ⊧p gs for a ⊧p M = 0	P 24 a Repa 1+n	E/DE ⊦d+p eat Exe h+nd+p	cutior	PR/DI 1 n		1-	2+d ⊦n+n¢	1
Example	<sup>.</sup> С25 [ м о	PYA	1 n	2+ 1+n 3 ;	DE d Cycl +nd (DP =	PE 1 le Timir n 6, P	/ <b>DI</b> ⊦p gs for a	P 24 a Repa 1+n	E/DE ⊦d+p eat Exe h+nd+p	cutior	PR/DI 1 n		1-	2+d ⊦n+n¢	1
Example	<sup>.</sup> С25 [ м о	РҮА r РҮА С	n DAT1 *	2+ 1+n 3 ;	DE d Cycl +nd (DP =	PE 1 e Timir n 6, P rrent uction	/DI ⊧p gs for a ⊧p M = 0	P 24 <b>a Repe</b> 1+n ) liar	E/DE ed+p eat Exe h+nd+p y reg	cutlor	PR/DI 1 n	nta:	1- ins	2+d ⊦n+n¢	1
Example	<sup>.</sup> С25 [ м о	РҮА r РҮА С Ме	1 n DAT1. *	2+ 1+n 3 ;	DE d Cycl +nd (DP = If cu	PE 1 e Timir n 6, P rrent	/DI ⊧p gs for a ⊧p M = 0	P 24 <b>Rep</b> 1+n ) liar Me	E/DE eat Exect h+nd+p y reg	cutlor	PR/DI	nta:	1. ins	2+d ⊦n+n¢	1
Example	<sup>.</sup> С25 [ м о	РҮА r РҮА С Ме	1 DAT1 *	2+ 1+n 3 ;	DE d Cycl +nd (DP = If cu	PE 1 e Timir n 6, P rrent uction	/DI ⊧p gs for a ⊧p M = 0	P 24 <b>a Repe</b> 1+n ) ) liar 7	E/DE ed+p eat Exe h+nd+p y reg ata mory	cutlor	PR/DI	nta:	1- ins	2+d +n+nc 781	1
Example	<sup>.</sup> С25 [ м о	РҮА r РҮА С Ме	1 DAT1 * Data emory 781	2+ 1+n 3 ;	DE d Cycl +nd (DP = If cu	PE 1 e Timir 6, P rrent uction 7h	/DI ⊧p gs for a ⊧p M = 0	P 24 <b>Rep</b> 1+n ) liar 7	E/DE eat Exect h+nd+p y reg. ata mory 81	cutlor	PR/DI	nta:	1. ins on 7h	2+d +n+nc 781	1

Syntax	[label] MPYK constant
Operands	$-4096 \le \text{constant} \le 4095$ $-2^{12} \le \text{constant} \le 2^{12} - 1$
Execution	(PC) + 1 $\rightarrow$ PC (T register) × constant $\rightarrow$ P register
	Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 13-Bit Constant
Description	The contents of the T register are multiplied by the signed, 13-bit constant. The

The contents of the T register are multiplied by the signed, 13-bit constant. The result is loaded into the P register. The immediate field is right-justified and sign-extended before multiplication, regardless of SXM.

Words


Cycles

		Cycl	e Timings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	_	
'C25	1	1	1+p	1+p	1	1
		Cyci	e Timings for	a Repeat Exect	ution	
'20		not rep				
'C25			not rep	eatable		

Example

МРҮК —9

1



Syntax		rect: direct:	[ labe [ labe	-		'S d. 'S {i	<i>lma</i> ind} [,	next	ARI	<b>-</b> ]					
Operands		≤ dma ≤ ≤ next A													
Execution	A) (T	C) + 1 - CC) – (s register	shifted I r) × (dm	a) →	P regi	ster									
	At	fects C	and OV			y OVI	M and	d PM.	•						
Encoding	1 	5 14		2 11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0 0	1	1 1	0	1	1	0		Data N	/lemor	ry Ado	dress		
	Indirect:	0 0	1	1 1	0	1	1	1	· ·	Se	e Sect	tion 4	.1		
Description	da uc	e conte ta mem t, shifteo ulator.	ory loca	tion. T	The res	sultis	place	ed in t	he P	regis	ster. <sup>-</sup>	The	orev	ious	prod-
Words	1														
Cycles															
Oyune3															
oyures	Г						for a S	linglo	Inctr					<u> </u>	
oyurs		PI/DI			/cle Tin					1			P	R/DE	
<i>Cycles</i>	'C25	PI/DI 1		<b>Cy</b> 1/DE 2+d		PE/DI		PE/	DE	1	PR/DI	I		R/DE	
<i>cycles</i>	'C25			<b>1/DE</b> 2+d		<b>РЕ/DI</b> 1+р		PE/[ 2+d+	DE ⊦p		PR/DI 1				<u> </u>
<i>cyoics</i>	'C25			<b>1/DE</b> 2+d		<b>РЕ/DI</b> 1+р		PE/[ 2+d+	DE +p : Exe		PR/DI 1				
Example	'C25	1	1-	PI/DE 2+d Cy ⊦n+nd		PE/DI 1+p nings n+p	for a F	PE/I 2+d- Repeat	DE +p : Exe		PR/DI 1			2+d	
	C25	1 n	1-	PI/DE 2+d Cy ⊦n+nd ; (DP	/cle Tin	PE/DI 1+p nings n+p PM =	for a F	PE/I 2+d- Repeat	DE +p : Exec nd+p	cution	PR/DI		1+	2+d +n+n	d
	C25	1 n YS DAT YS * Data	1. 1.3 	PI/DE 2+d Cy +n+nd ;(DP ;If <	/cle Tin = 6,	PE/DI 1+p nings n+p PM =	for a F	PE/I 2+d- Repeat 1+n+r	DE +p : Exec nd+p reg:	cution	PR/DI	ntai	1- 1-	2+d +n+n	d
	C25	1 n YS DAT YS *	1. 1.3 	PI/DE 2+d Cy +n+nd ;(DP ;If <	ycle Tin = 6,	PE/DI 1+p nings n+p PM = nt au	for a F	PE/I 2+d- Repeat 1+n+r	DE +p : Exec nd+p reg:	cution	PR/DI	ntai	1- 1-	2+d +n+n	d
	C25	1 n YS DAT YS * Data	1. 1.3 	PI/DE 2+d Cy +n+nd ;(DP ;If <	ycle Tin = 6, curren truction 71	PE/DI 1+p nings n+p PM = nt au	for a F	PE/I 2+d- Repeat 1+n+r	DE +p : Exec nd+p reg:	cution	PR/DI	ntai	1- Ins	2+d +n+n	d
	C25	1 N YS DAT YS * Data Memory 781	1. 1.3 	PI/DE 2+d Cy +n+nd ;(DP ;If <	ycle Tin = 6, curren truction 71	PE/DI 1+p nings n+p PM = nt au h	for a F	PE/I 2+d- Repeat 1+n+r Lary Data Memo 781	DE +p : Exec nd+p reg:	cution	PR/DI	ntai	1- Ins on 7h	2+d +n+n	d

Syntax		Direct: Indirect	-	ibel ] ibel ]		ͶΡϒͺ ͶΡϒͺ			[, ne>	xt ARI	<b>-</b> ]					
Operands		0 ≤ dma 0 ≤ next		; 7												
Execution		(PC) + 1 Unsigne			) × ur	nsigr	ied (	dma	a) →	P reg	ister					
Encoding		15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: 1 1	0	0	1	1	1	1	0		Data N	/lemor	y Ado	iress		
	Indirect	: 1 1	0	0	1	1	1	1	1		Se	e Sect	ion 4.	.1		
Description		The unsigned contents of the T register are multiplied by the unsigned contents of the addressed data memory location. The result is placed in the P register. Note that the multiplier acts as a $17 \times 17$ -bit signed multiplier for this instruction, with the MSB of both operands forced to zero. The shifter at the output of the P register will always invoke sign-extension on the P register when PM = 3 (right-shift by 6 mode). Therefore, this shift mode should not be used if unsigned products are desired. The MPYU instruction is particularly useful for computing multiple-precision products, such as when multiplying two 32-bit numbers to yield a 64-bit prod-														
		uct.											-			
Words		1														
Cycles																
					Cycle	Timi	ngs f	or a	Singl	e Instri	uction	1				
		PI/DI		PI/DE		P	E/DI		PE	/DE		PR/DI		Р	R/DE	
	'C25	1		2+d		1	+p		2+	d+p		1		2	2+d	
					Cycle	Timi	ngs f	or a	Repe	at Exec	ution					

'C25

n

1+n+nd

n+p

1+n+nd+p

n

1+n+nd

## Example

MPYU DAT16 ;(DP = 4)or MPYU \* ; If current auxiliary register contains 528. After Instruction **Before Instruction** Data Data 0FFFFh 0FFFFh Memory 528 Memory 528 0FFFFh Т 0FFFFh т Ρ 1h Ρ 0FFFE0001h

Syntax	[label]	NEG												
Operands Execution	None (PC) + 1 → (ACC) × −1													
	Affects OV; Affects C (T		-											
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0 0	1	1	1	0	0	0	1	0	0	0	1	1
Description	The content (2s complem = 1, the acc result is 800 instruction for	nent). Th umulato 00000h.	ne O∨ r coni The	/ bit is tents carry	s se are / bit	t whe rep C or	en tal laceo n the	king t d with TMS	he N ז 7Ff 3200	EG of FFFI C25 is	8000 Fh. I rese	0000 f OV t to z	0h. 11 'M = ero t	f OVM 0, the by this

Words

Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 1 1 1+p 1+p -----'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** '20 n n n+p n+p -----\_\_\_\_\_ 'C25 n n n+p n+p n n

# Example

NEG

1

cumulator equals zero.



4-133

Syntax	[labe	ə/ ]	NC	P												
Operands Execution	None (PC)		→ PC													
Encoding	15 0	14 1	13 0	12 1	11 0	10 1	9 0	81	7 0	6 0	5 0	4 0	3 0	2 0	1 0	0

No operation is performed. The NOP instruction affects only the PC. NOP functions in the same manner as the MAR instruction in the direct addressing mode; NOP has the same opcode as MAR in the direct addressing mode with dma = 0.

The NOP instruction is useful as a pad or temporary instruction during program development.

# Words

Cycles

[	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	1	1	1+p	1+p	—	—							
'C25	1	1	1+p	1+p	1	1							
		Cycl	e Timings for a	a Repeat Execu	ition								
'20	n	n	n+p	n+p	—	—							
'C25	n	n	n+p	n+p	n	n							

Example

NOP

1

Syntax	[ label ] [ label ]	NORM NORM	•	32020) (TMS32		5)						
Operands Execution	None <b>TMS32020</b> (PC) + 1 -											
	Then 0 – (ACC) ×	$2 \rightarrow ACC$ , AR(ARP) as										
	Affects TC											
	TMS320C	25:									ł	
	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ \text{If } (ACC) = 0; \\ \text{Then } 1 \rightarrow \text{TC}; \\ \text{Else, if } (ACC(31)) \text{ XOR } (ACC(30)) = 0; \\ \text{Then } 0 \rightarrow \text{TC}, \\ (ACC) \times 2 \rightarrow \text{ACC}, \\ \text{Modify } AR(ARP) \text{ as specified}; \\ \text{Else } 1 \rightarrow \text{TC}. \end{array}$											
	Affects TC	; affected b	y TC.							~		
Encoding	15 14	13 12 1		98	7	6 5	4	3	2	1	0	
	1 1	0 0	1 1	1 0	1	Modify	AR	0	0	1	0	
Description	tained in th a mantissa number mu mine if bit 3 the same, f	l instruction le accumula a and an ex ust be found 30 is part of they are bo ktra sign bit.	tor. Noi ponent. . ACC b the mag h sign t	malizin To do f it 31 is e gnitude	g a fi this, f xclus or pa	xed-poin the mag sive-ORe art of the	t num nitude ed with sign e	iber s of a ACC extens	epar sign bit 3 sion.	ates -exte 0 to If the	it into ended deter- ey are	
	nent. It is a	RP) is modif ssumed tha t modificatio	AR(AR	P) is ini	tialize	ed before	the n	orma				
	normalize a or RPTK do matically w remainder	ecutions of a 32-bit num bes not caus hen the norr of the repea s-compleme	ber in th se execu malization at loop. I	e accun ution of I on is cor Note tha	nulat NORI nplet	or. Althou M to fall c e, no ope	ugh us out of I eration	ing N the re h is pe	ORN peat erforn	/I with loop ned f	h RPT auto- for the	

1

#### Words

#### Cycles

[	Cycle Timings for a Single Instruction												
[	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20	1	1	1+p	1+p		—							
'C25	1	1	1+p	1+p	1	1							
[		Cycle	e Timings for	a Repeat Execu	ution								
'20	n	n	n+p	n+p									
'C25	n	n	n+p	n+p	n .	n							

Example 1

#### 31-Bit Normalization:

	LARP 1	;Use AR1 for exponent storage.
	LARK 1,0	;Clear out exponent counter.
	BZ ZERO	; If ACC = 0, a TMS32020 would be
		;caught in an infinite loop
LOOP	NORM *+	;One bit is normalized.
	BBZ LOOP	; If TC = 0, magnitude not found yet.
ZERO		

#### Note:

If your accumulator is initially zero and a BBZ instruction is used to loop back to NORM (see Example 1), a TMS32020 would be caught in an infinite loop. A BZ instruction is used to bypass this code. The TMS320C25 checks the accumulator for the zero condition and would not be caught in this loop.

Example 2

15-Bit Normalization:

ARP 1	;Use AR1 to store the exponent.
LARK 1,15	;Initialize exponent counter.
RPTK 14	;15-bit normalization is specified
	;(yielding a 4-bit exponent and
	;16-bit mantissa).
NORM *-	;NORM automatically stops shifting
	;when the first significant magnitude
	;bit is found, performing NOPs for
	;the remainder of the repeat loop.

The first method is used to normalize a 32-bit number and yields a 5-bit exponent magnitude. The second method is used to normalize a 16-bit number and yields a 4-bit exponent magnitude. If the number requires only a small amount of normalization, the first method may be preferable to the second. This results because Example 1 runs only until normalization is complete. Example 2 always executes all 15 cycles of the repeat loop. Specifically, Example 1 is more efficient if the number requires five or less shifts. If the number requires six or more shifts, Example 2 is more efficient.

## Note:

The TMS32020 accepts only the NORM instruction (no operand). Source code compatibility of the TMS320C25 with the TMS32020 allows the NORM instruction to be used also without a specified operand. In that case, any comments on the same line as the instruction will be interpreted as the operand. If the first character is an asterisk (\*), then the instruction will be assembled as NORM\* with no auxiliary register modification taking place upon execution. Therefore, it is best to replace the NORM instructions with NORM\* + when the default modification of increment is desired.

The resulting value in the auxiliary register will not be the real exponent of the number for all modification options. However, it can always be used to obtain the exponent.

Syntax		Direct: ndirect:	[ label ] [ label ]	OR OR	<i>dma</i> {ind}	[, <i>ne</i> :	xt ARP]	l	
Operands		l ≤ dma ≤ l ≤ next A							
Execution	(/ (/	ACC(31	→ PC 0)) OR dm 16)) -→ AC ed by SXM	C(31–16					
Encoding		15 14	13 12	11 10	98	7	6	5 4 3	2 1 0
	Direct:		0 0	1 1	0 1	0		ata Memory A	
	Indirect:	0 1	0 0	1 1	0 1	1		See Section	4.1
Description	d C	ressed d	ata memoi all zeros. 1	ry 'locatio	n. The	high-	order b	its of the a	tents of the ad- ccumulator are or is unaffected
Words	1								
Cycles									
				Cycle Tin	ings for a	Singl	ie Instruc	ction	
	ļ	PI/DI	PI/DE	<u> </u>	PE/DI	PE	E/DE	PR/DI	PR/DE
	'20	1	2+d		1+p	2+	⊦d+p		
	'C25	1	2+d		1+p	L	d+p	1	2+d
	ļ			Cycle Tin	ings for a	Repe	at Execu	ition	·····
	20	n	2n+n	~~ ~ ~ - ~	n+p		⊦nd+p		
	'C25	n	1+n+n	d	n+p	1+n	+nd+p	<u>n</u>	1+n+nd
Example	0		; ñ	(DP = 8 Where 1032.	current	. au	xiliar	y regist	er contains
		Data Memory 1032		Instructior 0F000		Me	Data emory 032	After Instruc Of	etion F000h
	·	ACC		100002	h	A		10	F002h

Syntax	[ <i>lab</i>	el]	OI	RK	con	stant		[,shi	ft]							
Operands	16-bit constant 0 $\leq$ shift $\leq$ 15 (defaults to 0)															
Execution	ACC (ACC	+ 2 - C(30– C(31)) affect	-0)) C ) → A	OR [c ACC(	(31)	ant x :	2shi	ft]→	AC	C(30-	-0)					
Encoding	15	14	13	, 12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	1	0	1		Shift			0	0	0	0	0	1	0	1
					•	16-	Bit C	Consta	int							

The left-shifted 16-bit immediate constant is ORed with the accumulator. The result is left in the accumulator. Low-order bits below and high-order bits above the shifted value are treated as zeroes. The corresponding bits of the accumulator are unaffected. Note that the most significant bit of the accumulator is not affected, regardless of the shift code value.

Words

Cycles

	Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	2	2	2+2p	2+2p								
'C25	2	2	2+2p	2+2p	2	2						
		Cycl	e Timings for	a Repeat Execu	ution							
'20		not rep	eatable									
'C25			not rep	eatable								

### Example

ORK 0FFFFh,8

2



Syntax		Direct: Indirect:	Lease frames a series and s											
Operands		$0 \le dma \le 0 \le next A$ $0 \le next A$	RP ≤ 7	۱ م ا										
Execution		(PC) + 1 → PC Port address PA → address bus A3 – A0 0 → address bus A15 – A4 (dma) → data bus D15 – D0												
Encoding	•	15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0
	Direct:	1 1	1 0	P	ort Addre	ess	0	l	Data	Mem	ory Ac	ddress	3	
	Indirect:	1 1	1 0	P	ort Addre	ess	1		S	ee Se	ction	4.1		
Description	:   	The OUT sp <u>ec</u> ified I, R/W, and OUT is a s Appendix	/O port. Tl READY ti ingle-cyc	he <mark>IS</mark> I mings	ine goe s are th	s low t e sam	to ind e as	licate a for an	in I/( exte	D aco ernal	cess, data	, and i men	the S nory	STRB, write.
Words		1												
Cycles														
				Cycl	e Timing	gs for a	Sing	le Instru	uctio	n				
		PI/DI	P1/[	DE	PE/	DI	P	E/DE		PR/I	וכ	F	PR/DE	:
	'20	1+i	2+0	1+i	2+d	l+i	3+	d+p+i						

<i>'</i> 20	1+i	2+d+i	2+d+i	3+d+p+i		—
'C25	1+i	2+d+i	2+p+i	3+d+p+i	1+i	2+d+i
		Cycl	e Timings for	a Repeat Execu	tion	
'20	n+ni	2n+nd+ni	2n+p+ni	3n+nd+p+ni		_
'C25	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	n+ni	2n+nd+ni

Example

78h,7 ;(DP = 4) Output data word stored in data
;memory location 78h to peripheral on port
;address 7.

or out \*,

OUT

\*,0Fh ;Output data word referenced by current ;auxiliary register to peripheral on port ;address 0Fh.

Syntax	[lab	el ]	PA	C												
Operands Execution		e + 1 - ted P			→ A(	CC										
	Affe	cted b	y PN	1.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
					_											

The contents of the P register are loaded into the accumulator, shifted as specified by the PM status bits.

# Words

Cycles


Γ		Cycl	e Timings for a	a Single Instru	ction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		—
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for a	a Repeat Execu	ution	
'20	n	n	n+p	n+p	—	—
'C25	n	n .	n+p	n+p	n	n

Example

PAC

1

;(PM = 0)



1

Syntax	[label] POP
<i>Operands</i> <i>Execution</i>	None $(PC) + 1 \rightarrow PC$ $(TOS) \rightarrow ACC(15 - 0)$ $0 \rightarrow ACC(31 - 16)$ Pop stack one level.
Encoding	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         1       1       0       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1

Description

The contents of the top of the stack (TOS) are copied to the low accumulator, and the stack is popped after the contents are copied. The upper half of the accumulator is set to all zeros.

The hardware stack is a last-in, first-out stack with four (TMS32020) or eight (TMS320C25) locations. Any time a pop occurs, every stack value is copied to the next higher stack location, and the top value is removed from the stack. After a pop, the bottom two stack words will have the same value. Because each stack value is copied, if more than three/seven pops (due to POP, POPD, or RET instructions) occur before any pushes occur, all levels of the stack contain the same value. No provision exists to check stack underflow.

Words


Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2 2 2+p 2+p \_\_\_\_ 'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** '20 2n 2n 2n+p 2n+p 'C25 n n n+p n+p n n



POP

÷



1

Syntax		Direc ndire		-	bel ] bel ]		POP POP			[, ne	xt AR	P]					
Operands	-		ma ≤ ext Al		7												
Execution	(	TOS	+ 1 – ) → c stack	lma	leve	Ι.											
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0
	Direct:	Ó0	1	1	.1	1	0	1	0	0		Data N	/lemor	y Ado	iress		
	Indirect:	0	1	1	1	1	0	1	0	1		Se	e Sect	ion 4.	1		

Description

The value from the top of the stack is transferred into the data memory location specified by the instruction. The values are also popped in the lower three (TMS32020) or seven locations (TMS320C25) of the stack. The hardware stack is described in the previous instruction POP. The lowest stack location remains unaffected. No provision exists to check stack underflow.

Words

Cycles

		Cycl	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2+d	2+p	2+d+p		_
'C25	1	1+d	1+p	2+d+p	1	1+d
Γ		Cycle	e Timings for	a Repeat Execu	tion	
'20	2n	2n+nd	2n+p	2n+nd+p	—	
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd

# Example

POPD DATI Or	,		
POPD *	;If curren	t auxiliary re	gister contains 1124.
	Before Instruction		After Instruction
Data Memory 1124	55h	Data Memory 1124	92h
Stack ('20)	92h 72h	Stack ('20)	72h 8h
	8h 44h		44h 44h
Stack ('C25)	92h 72h 8h 44h 81h	Stack ('C25)	72h 8h 44h 81h 75h
	75h 32h 0AAh		32h OAAh OAAh

'C25

'20

'C25

1

2n

n

Syntax		Direc Indire		[ label ] [ label ]		PSHI PSHI		d <i>ma</i> [ind}	[, ne	ext ARP	]					
Operands			ma ≤ 1: ext ARI													
Execution		(PC)	) → TC + 1 → all stad		ions d	down	one	e leve	el.							
Encoding		15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	D 1	0	1	0	0	0	D	ata M	lemor	y Adc	dress		
Description	1	The v	alue fro	top of t	the st	tack.	The	e valu	les a	pecified	d by pus	shed	nstru dow	uctio n in	the	lower
										320C2			аск	, as (	aesc	ribea
Words		1														
Cycles																
					Cyc	le Tim	ings	for a	Sing	le Instru	ction					
		F	PI/DI	PI/C	DE	P	PE/D	1	P	E/DE	1	PR/DI		P	R/DE	
	20		2	2+	d		2+p		2	+d+p						

2+d

2n+nd

1+n+nd

1+p

2n+p

n+p

**Cycle Timings for a Repeat Execution** 

2+d+p

2n+nd+p

1+n+nd+p

1

—

n

2+d

-----

1+n+nd

# Example

PSHD DAT127 ;(DP = 3)
Or
PSHD \* ;If current auxiliary register contains 511.

	Before Instruction		After Instruction
Data Memory 511	65h	Data Memory 511	65h
Stack ('20)	2h 33h 78h 99h	Stack ('20)	65h 2h 33h 78h
Stack ('C25)	2h 33h 78h 99h 42h 50h 0h	Stack ('C25)	65h 2h 33h 78h 99h 42h 50h 0h

## **PUSH** Push Low Accumulator onto Stack

1

Syntax	[label] PUSH
Operands Execution	None (PC) + 1 $\rightarrow$ PC Push all stack locations down one level. (ACC(15–0)) $\rightarrow$ TOS
Encoding	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         1       1       0       0       1       1       1       0       0       1       1       1       0       0
Description	The contents of the lower half of the accumulator are copied onto the top of the hardware stack. The stack is pushed down before the accumulator value is copied.

The hardware stack is a last-in, first-out stack with four (TMS32020) or eight locations (TMS320C25). If more than four/eight pushes (due to CALA, CALL, PSHD, PUSH, or TRAP instructions) occur before a pop, the first data values written will be lost with each succeeding push.


#### Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2 2 2+p 2+p \_ \_\_\_\_ 'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** '20 2n 2n 2n+p 2n+p ----------'C25 n n n+p n+p n n

Words

Cycles







# RC Reset Carry Bit (TMS320C25)

Syntax	[ labe	e/ ]	RC	;													
Operands Execution	None (PC) 0 →	+ 1 -			atus	regi	ster	ST1									•
	Affec	sts C.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	Ö	0	1	1	1	0	0	0	1	1	0	0	0	0	

Description

The carry bit C in status register ST1 is reset to logic zero. The carry bit may also be loaded directly by the LST1 and SC instructions.

#### Words

Cycles

		Cycl	e Timings for	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for	a Repeat Execu	ution	
C25	n .	n	n+p	n+p	n	n

Example

RC

1

;The carry bit C is reset to logic zero.

Syntax Operands Execution	٩	<i>labe</i> None	-	RE	Т												
Execution	•		) → F stack (		evel												
Encoding		15	14	13	12	11	10	9	8	7	6	. 5	4	3	2	1	0
		1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
Description	S		is the														er. The Jbrou-
Words	1																
Cycles																	
	ļ					Сус	le Tin	nings	for a	a Sing	le in	struct	lion				]
		Р	I/DI		PI/D	E		PE/D	1	Р	E/DE		PR	/DI	F	PR/DE	
	'20		2		2			2 + p			2 + p		_	-			
	'C25	D	estinat	ion on	-chip	RAM	:										
			2		2			2 + p		:	2 + p		2	2		2	
		D	estinat	ion on	i-chip	ROM	:										Í
			3		3			3 + p		;	3 + p		3	3		3	
		D	estinat	ion ex	terna	l mem	nory:										
		3	+ p		3 +	р		3 + 2p	) 	3	+ 2p		3 +	- p		3 + p	
		Cycle Timings for a Repeat Execution															
	'20	not repeatable															
	'C25	not repeatable — — — — — — — — — — — — — — — — — — —															

# Example

RET			
	Before Instruction		After Instruction
PC	96h	PC	37h
Stack ('20)	37h 45h 75h	Stack ('20)	45h 75h 21h
	21h		21h
Stack ('C25)	37h 45h 75h 21h 3Fh 45h 6Eh 6Eh	Stack ('C25)	45h 75h 21h 3Fh 45h 6Eh 6Eh 6Eh

# **RFSM** Reset Serial Port Frame Synchronization Mode (TMS320C25)

1

RFSM

Syntax	[label]	RF	SM												
Operands Execution	None (PC) + <sup>-</sup> 0 → FS			in st	atus	regi	ster	ST1							
	Affects	FSM.													
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	1	1	1	0	0	0	1	1	0	1	1	0

Description

The RFSM status bit resets the FSM status bit to logic zero. In this mode, external FSR pulses are not required to initiate the receive operation for each word received, but rather only one FSR pulse is required to initiate a continuous mode of operation. The same holds true for FSX when TXM = 0. After the first FSR/FSX pulse, these inputs are then in a don't care state. If TXM = 1, FSX is pulsed the first time DXR is loaded but remains low thereafter. See Section 3.9 for further details on the operation of the serial port. FSM may also be loaded by the LST1 and SFSM instructions.

## Words

Cycles

	Cycle Timings for a Single Instruction														
Γ	PI/DI PI/DE PE/DI PE/DE PR/DI PF														
'C25	1	1	1+p	1+p	1	1									
Γ		Cycl	e Timings for a	a Repeat Execu	ution										
'C25	n	n	n+p	n+p	n	n									

Example

;FSM is reset, putting the serial port in a ;mode of operation where frame ;synchronization pulses are not required. ;This allows a continuous bit stream to be ;transmitted/received without FSX/FSR pulses ;every 8/16 bits.

Syntax	[ <i>labe</i>	e/ ]	R۲	IM												
Operands Execution	None (PC) 0 →	+ 1 -			n sta	tus re	egist	ter S	T1							
	Affec	ts HN	Λ.													
Encoding	15	14	13	12	11	10	9		7	6	5	4	3	2	1	0
		1	0	0	1	1	1	0	0	0	1	1	1	0	0	0

The RHM instruction resets the HM status bit to logic zero. In this mode, the TMS320C2x is not halted during the assertion of HOLD when executing from on-chip program memory (either RAM or ROM), but instead places its external buses in the high-impedance state and continues execution until an external access must be made. External access can mean (in addition to the normal connotation) the following conditions:

MP/MC	CNF	PC
0	0	PC 4096
0	1	4096 ≤ PC ≤ 65279
1	0	Any PC value (normal TMS32020-type hold mode)
1	1	PC ≤ 65279

HM can also be loaded by the LST1 and SHM instructions.

Words

Cycles

	Cycle Timings for a Single Instruction														
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
'C25	1	1	1+p	1+p	1	1									
		Cycl	e Timings for a	a Repeat Execu	ution										
'C25 🗌	n	n	n+p	n+p	n	n									

Example

RHM

1

;HM is reset, implementing the TMS320C25 hold ;mode for on-chip program execution.

# **ROL** Rotate Accumulator Left (TMS320C25)

1

ROL

Syntax	[label] ROL
Operands	None
Execution	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ (ACC(31)) \rightarrow C \\ (ACC(30 - 0)) \rightarrow ACC(31 - 1) \\ (C, before ROL) \rightarrow ACC(0) \end{array}$
	Affects C. Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 0
Description	The ROL instruction rotates the accumulator left one bit. The MSB is shifted into the carry bit, and the value of the carry bit from before the execution of the instruction is shifted into the LSB.

Words

Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE 'C25 1 1 1+p 1 1 1+p Cycle Timings for a Repeat Execution 'C25 n+p n n n+p n n

Example

 Before Instruction
 After Instruction

 ACC
 1
 0B0001234h

 C
 C

Syntax	[label] ROR
Operands	None
Execution	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ (ACC(0)) \rightarrow C \\ (ACC(31-1)) \rightarrow ACC(30-0) \\ (C, before ROR) \rightarrow ACC(31) \end{array}$
,	Affects C. Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 1
Description	The ROR instruction rotates the accumulator right one bit. The LSB is shifted

The ROR instruction rotates the accumulator right one bit. The LSB is shifted into the carry bit, and the value of the carry bit from before the execution of the instruction is shifted into the MSB.

Words


Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE 'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** 'C25 n n n+p n+p n n

Example

ROR

1



## ROVM Reset Overflow Mode

Syntax	[labe	ə/ ]	RC	NVM												
<i>Operands</i> Execution	None (PC) + 1 $\rightarrow$ PC 0 $\rightarrow$ OVM status bit in status register ST0															
	Affec	ts O∖	/M.													
Encoding	_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0

Description

The OVM status bit is reset to logic zero, which disables the overflow mode. If an overflow occurs with OVM reset, the OV (overflow flag) is set, and the overflowed result is placed in the accumulator.

OVM may also be loaded by the LST and SOVM instructions.

Words

Cycles

· [	Cycle Timings for a Single Instruction														
	PI/DI	PI/DI PI/DE PE/DI PE/DE PR/DI I													
'20	1	1	1+p	1+p		_									
'C25	1	1	1+p	1+p	1	1									
		Cycl	e Timings for a	a Repeat Execu	ution										
'20 [	n	n	n+p	n+p	—	—									
'C25 [	n	n	n+p	n+p	n	n									

Example

ROVM

1

;The overflow mode bit OVM is reset, disabling ;the overflow mode on any subsequent arithmetic ;operations.

Syntax	Dire Indir			bel ] bel ]		RPT RPT		<i>dma</i> {ind}	[, <i>ne</i> >	t ARF	<b>'</b> ]					
Operands		≤ dma ≤ 127 ≤ next ARP ≤ 7														
Execution	(PC) + 1 → PC (dma(7–0)) → RPTC															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct: 0	1	0	0	1	0	1	1	0		Data N	/lemor	y Ado	iress		
	Indirect: 0	1	0	0	1	0	1	1	1		Se	e Sect	ion 4.	.1	. <u> </u>	

The eight LSBs of the addressed data memory value are loaded into the repeat counter (RPTC). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence, because the RPTC cannot be saved during a context switch.) The RPTC counter is cleared on a  $\overline{RS}$ .

RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.

# Words

1

Cycles

Example

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2+d 1 1+p 2+d+p \_\_\_\_ 'C25 1 2+d 1+p 2+d+p 1 2 + d **Cycle Timings for a Repeat Execution** '20 not repeatable \_\_\_\_\_ \_\_\_\_ 'C25 not repeatable RPT DAT127 ;(DP = 31)SFR or RPT ; If current auxiliary register contains 4095. SFR Before Instruction After Instruction Data Data Memory 0Ch Memory 0Ch 4095 4095 ACC 12345678h ACC 12345h


1

Syntax	[ labe	e/ ]	RP	TK	con	stant										
Operands Execution		+1-	ant ≤ 2 → PC → RF													
Encoding	15	14 1	13 0	12 0	11 1	10 0	9 1	8	7	6	5 8-	4 Bit Cor	3 nstant	2	1	0

Description

The 8-bit immediate value is loaded into the RPTC (repeat counter). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence, because the RPTC cannot be saved during a context switch.) The RPTC is cleared on a  $\overline{RS}$ .

RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.



#### Example

Words

Cycles

LRLK AR2,200h ;Load AR2 with the address of X. LARP 2 ZAC ;Clear the accumulator. MPYK 0 ;Clear the P register. RPTK 2 ;Repeat next instruction 3 times. SQRA \*+ ;Compute X\*\*2 + Y\*\*2 + Z\*\*2. APAC

Syntax	[	[label]	RSXM					
Operands Execution	(	None (PC) + 1 → I ) → SXM sig		n mode stati	us bit			
		Affects SXM						
Encoding		15 14 1 1 1 (	3 <u>12 11</u> D 0 1	10 9 8 1 1 0	765 0000		2 1 0 1 1 0	-
Description	F r S	presses sign metic instruc SUBT.	-extension o tions: ADD,	on shifted da ADDT, ADI	ta memory v _K, LAC, LA0	it to logic ze alues for the CT, LALK, Sf SFR instruc	following ar 3LK, SUB, a	ith- and
	a	also be loade	ed by the LS	ST1 and SS	KM instructio	ns.		-
Words	1	l						
Cycles								
			Сус	le Timings for	a Single Instru	iction	• • • • • •	
		PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE	
	20	1	1	1+p	1+p			
	'C25	1	1	1+p	1+p	1	1	
			Cyc	le Timings for	a Repeat Exec	ution		_
	'20	n	n	n+p	n+p	—		

# Example

RSXM

n

n

n+p

'C25

;SXM is reset, disabling sign-extension on ;subsequent instructions.

n+p

'n

n

Syntax	[labe	ə/ ]	RT	С													
Operands Execution	None (PC) 0 →	+1-	→ PC est/co		flag	in sta	atus	regi	ister	ST1							
	Affec	ts TC	<b>)</b> .														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0	
Description	The	TC (t	est/co	ontro	I) fla	a in s	tatu	s rec	niste	r ST	1 is r	eseti	o loa	ic ze	ro. T	<sup>-</sup> C ca	n

The TC (test/control) flag in status register ST1 is reset to logic zero. TC can also be loaded by the LST1 and STC instructions.

Words

Cycles

	Cycle Timings for a Single Instruction												
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'C25	1	1	1+p	1+p	1	1							
		Cycle	e Timings for a	a Repeat Execu	ition								
'C25	n	n	n+p	n+p	n	n							

Example

RTC

1

;TC (test/control) flag is reset to logic zero.

Syntax	[labe	el ]	RT	ΧM												
Operands Execution	• •	∍ +1- TXM			node	e stat	us b	oit								
	Affec	cts TX	(M m	ode l	oit.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
Description	port t ing p	ransr	nit se . The	ction tran	in a smit	mode oper	e wh atio	iere n is	it is c start	ontro ed w	olled hen	by an an e>	FSX derna	exte al FS	ernal X pu	serial I fram- ulse is
Words	1															

Words

Cycles

Γ		Cycl	1         1+p         1+p            1         1+p         1+p         1           Cycle Timings for a Repeat Execution             n         n+p         n+p								
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	1	1	1+p	1+p							
'C25 🗌	1	1	1+p	1+p	1	1					
		Cyci	e Timings for	a Repeat Execu	ition						
'20	n	n	n+p	n+p		-					
'C25	n	n	n+p	n+p	n	n					

Example

RTXM

;TXM is reset, configuring FSX as an input.

Syntax	[ lab	el ]	RX	(F												
Operands Execution	• •	e +1- XFe:			g pin	and	stat	us b	it							
	Affe	cts XF														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0

The XF pin and XF status bit in status register ST1 are reset to logic zero. XF may also be loaded by the LST1 and SXF instructions.

Words

Cycles

Г		Cycle Timings for a Single Instruction         PI/DI       PI/DE       PE/DI       PE/DE       PR/DI       PR/DE         1       1       1+p       1+p         1										
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	1	1	1+p	1+p	—							
'C25	1	1	1+p	1+p	1	1						
		Cyci	e Timings for a	a Repeat Execu	ution							
'20	n	n	n+p	n+p	_							
'C25	n	n	n+p	n+p	n	n						

Example

RXF

1

;XF pin and status bit are reset to logic zero.

Syntax		Direc ndire			ibel ] ibel ]		SACH SACH			-	-	next ,	ARP	]]			
Operands	C	) ≤ n ) ≤ s	hift ≤	RP ≤ 0, 1,	or 4	•	aults t 0) on					3202	C				
Execution	1	6 M	SBs	→ PC of (A( ed by	CC) >		ift 🛶 (	dma	а								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	<u>,</u> 1	1	0	1	S	hift		0		Data	. Mem	iory A	ddress	3	
	Indirect:	0	1	1	0	1	S	hift	•	1		S	iee Se	ection	4.1		
Description	т	The S					opies										nere it

The SACH instruction copies the entire accumulator into a shifter, where it shifts the entire 32-bit number 0, 1, or 4 bits on the TMS32020, or anywhere from 0 to 7 bits on the TMS320C25. It then copies the upper 16 bits of the shifted value into data memory. The accumulator itself remains unaffected.

Words

Cycles

Γ		Cycl	e Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	3+d+p		_
'C25	1	1+d	1+p	2+d+p	1	1+d
Γ		Cycl	e Timings for	a Repeat Execu	tion	
'20 <b>[</b>	n	2n+nd	n+p	3n+nd+p	_	_
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd

### Example


SACH DAT10,4 ; (DP = 4)

SACH \*,4

or

1

; If current auxiliary register contains 522.



1

SACL

\*,1

Syntax		Direc Indire		•	bel ] bel ]		SACL SACL			-	next /	ARP	]]			
Operands	(	) ≤ n ) ≤ s	hift ≤	RP ≤ 0, 1,	or 4	•	aults to 0) on ti	,			3202(	D		r		
Execution	1	16 L	SBs c	→ PC of (AC ed by	C) ×		<sup>ift</sup> → dr	na								
Encoding		15	14	13	12	11	10	98	7	6	5	4	3	2	1	0
	Direct:	0	1	1,	0	0	Sh	ift	0		Data	Mem	ory A	ddress	3	
	Indirect:	0	1	1	0	0	Sh	ift	1		S	ee Se	ction	4.1		

Description

The low-order bits of the accumulator are shifted left 0, 1, or 4 bits on the TMS32020 or from 0 to 7 bits on the TMS320C25, as specified by the shift code, and stored in data memory. The low-order bits are filled with zeros, and the high-order bits are lost. The accumulator itself is unaffected.

Words


Cycles

[		Cycle	e Timings for	a Single Instruc	tion	
[	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	3+d+p		
'C25	1	1+d	1+p	2+d+p	1	1+d
		Cycle	e Timings for	a Repeat Execu	tion	,
'20	n	2n+nd	n+p	3n+nd+p		
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd

Example

SACL DAT11,1 ;(DP = 4) Or

; If current auxiliary register contains 523.



Syntax		)irect ndire			bel ] bel ]		SAR SAR		AR AR			ext A	<i>RP</i> ]				
Operands	$0 \le dma \le 127$ $0 \le auxiliary register AR \le 7$ $0 \le next ARP \le 7$																
Execution	$(PC) + 1 \rightarrow PC$ $(AR) \rightarrow dma$																
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	0		AR		0		Data	a Mem	ory A	ddress	3	
	Indirect:	0	1	1	1	0		AR		1		S	See Se	ection	4.1		
Description	<i>cription</i> The contents of the designated auxiliary register (AR) are stored in the a dressed data memory location.								ne ad-								
When you are modifying the contents of the current auxiliary registe rect addressing mode, SAR ARn (when $n = ARP$ ) stores the value of iary register contents before it is incremented, decremented, or iAR0.								lue o	fthe	auxil-							


# Words

1

Cycles

	Cycle Timings for a Single Instruction										
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE					
'20	1	2+d	1+p	3+d+p	—						
'C25	· 1	1+d	1+p	2+d+p	1	1+d					
	Cycle TimIngs for a Repeat Execution										
'20 [	n	2n+nd	n+p	3n+nd+p		—					
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd					

.



Syntax	[label] SBLK constant [, shift]
Operands	16-bit constant 0 ≤ shift ≤ 15 (defaults to 0)
Execution	(PC) + 2 $\rightarrow$ PC (ACC) –[constant × 2 <sup>shift</sup> ] $\rightarrow$ ACC
	If SXM = 1: Then $-32768 \le \text{constant} \le 32767$ . If SXM = 0: Then 0 $\le$ constant $\le 65535$ . Affects OV; affected by OVM and SXM. Affects C (TMS320C25).
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 1 Shift 0 0 0 0 0 1 1
	16-Bit Constant
Description	The immediate field of the instruction is subtracted from the accumulator. The result replaces the accumulator contents. SXM determines whether the constant is treated as a signed 2s-complement number or as an unsigned number

result replaces the accumulator contents. SXM determines whether the constant is treated as a signed 2s-complement number or as an unsigned number. The shift count is optional and defaults to zero.

Words

Cycles

Γ		Cycl	e Timings for	a Single Instru	ction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	2	2	2+2p	2+2p		
'C25	2	2	2+2p	2+2p	2	2
		Cycl	e Timings for	a Repeat Execu	ution	
'20		not rep	eatable			
'C25			not rep	eatable		

## Example

SBLK 5,12

2



Syntax	[label] SBRK constant
Operands Execution	0 ≤ constant ≤ 255 (PC) + 1 $\rightarrow$ PC AR(ARP) – 8-bit positive constant $\rightarrow$ AR(ARP)
Encoding	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         0       1       1       1       1       1       1       1       8-Bit Constant
Description	The 8-bit immediate value is subtracted, right-justified, from the currently se-

e is subtracted, right-justified, from the currently selected auxiliary register with the result replacing the auxiliary register contents. The subtraction takes place in the ARAU, with the immediate value treated as an 8-bit positive integer.

#### Words

Cycles

Γ		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1	1+p	1+p	1	1
Γ		Cycl	e Timings for	a Repeat Execu	ition	
'C25			not rep	eatable		

0h

Example

SBRK OFFh ;(ARP = 7)

,

**Before Instruction** AR7

1

AR7

After Instruction 0FF01h

Syntax	[label]	SC	2												
Operands Execution	None (PC) + 1 1 → car			tatus	regi	ster	ST1	·							
	Affects (	<b>)</b> .													
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	1	1	0	0	0	1

The carry bit C in status register ST1 is set to logic one. The carry bit may also be loaded directly by the LST1 and RC instructions.

#### Words

Cycles

		Cycle	e Timings for a	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1	1+p	1+p	1	1
		Cycle	e Timings for a	a Repeat Execu	ition	
'C25	n <sup>.</sup>	n	n+p	n+p	n	n

Example

SC

1

;Carry bit C is set to logic one.

Syntax	[label] SFL
Operands Execution	None <b>TMS32020:</b> (PC) + 1 $\rightarrow$ PC (ACC(30-0)) $\rightarrow$ ACC(31-1) 0 $\rightarrow$ ACC(0)
	Not affected by SXM bit.
	TMS320C25:
	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ (ACC(31)) \rightarrow C \\ (ACC(30-0)) \rightarrow ACC(31-1) \\ 0 \rightarrow ACC(0) \end{array}$ Affects C. Not affected by SXM bit.
Encoding	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0
Description	The SFL instruction shifts the entire accumulator left one bit. The least signifi- cant bit is filled with a zero. On the TMS32020, the most significant bit is lost. On the TMS320C25, the most significant bit is shifted into the carry bit (C). Note that SFL, unlike SFR, is unaffected by SXM.
Words	1
Cycles	

		Cycl	e Timings for a	a Single Instruc	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p		
'C25 🗍	1	1	1+p	1+p	1	1
Γ		Cycl	e Timings for a	a Repeat Execu	ution	
'20	n	n.	n+p	n+p		—
C25 🗌	n	n	n+p	n+p	n	n




SFL



· .	
Syntax	[ <i>label</i> ] SFR
Operands Execution	None TMS32020:
	(PC) + 1 → PC If SXM = 0: Then (ACC(31–1)) → ACC (30–0) and 0 → ACC(31) If SXM = 1: Then (ACC(31–1)) → ACC(30–0) and (ACC(31)) → ACC(31)
	Affected by SXM bit.
	TMS320C25:
	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ \text{If SXM} = 0: \\ \text{Then } (ACC(0)) \rightarrow C \\ (ACC(31-1)) \rightarrow ACC (30-0) \text{ and } 0 \rightarrow ACC(31) \\ \text{If SXM} = 1: \\ \text{Then } (ACC(0)) \rightarrow C \\ (ACC(31-1)) \rightarrow ACC(30-0) \text{ and } (ACC(31)) \rightarrow ACC(31) \\ \text{Affects C.} \end{array}$
	Affected by SXM bit.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 1
Description	The SFR instruction shifts the accumulator right one bit.
	If SXM = 1, the instruction produces an arithmetic right shift. The sign bit (MSB) is unchanged and is also copied into bit 30. Bit 0 is shifted into the carry bit (C).
	If SXM = 0, the instruction produces a logical right shift. All of the accumulator bits are shifted by one bit to the right. The least significant bit is shifted into the carry bit, and the most significant bit is filled with a zero.
	On the TMS32020, note that bit 0 is lost.
Words	1

4-171

# Cycles



Syntax	SFS	М														
Operands Execution	• •	+ 1 -	→ PC statu		in st	atus	regi	ster	ST1							
	Affec	ts F8	SM.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
Description	The	~~~~	<b>1</b> :			4 m 4 lm /		14 -4	-	la :4.4.a			1	·		

DescriptionThe SFSM instruction sets the FSM status bit to logic one. In this mode, an ex-<br/>ternal FSR pulse is required for a receive operation, and an external FSX pulse<br/>is required if TXM = 0. If TXM = 1, FSX pulses are generated in the normal man-<br/>ner every time the transmit shift register XSR is loaded. See Section 3.7 for de-<br/>tails on the operation of the serial port. FSM may also be loaded by the LST1<br/>and RFSM instructions.

#### Words

1

SFSM

Cycles

Cycle Timings for a Single Instruction PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE 'C25 1 1 1+p 1+p 1 1 **Cycle Timings for a Repeat Execution** 'C25 n n n+p n+p n n

Example

;FSM is set, putting the serial port in a mode ;of operation where frame synchronization ;pulses are required for each word to be ;transmitted or received. 1

SHM

Syntax	[label] SHM
Operands Execution	None (PC) + 1 $\rightarrow$ PC 1 $\rightarrow$ HM status bit in status register ST1
	Affects HM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 1
Description	The SHM instruction sets the HM status bit to logic one. In this mode, the TMS320C25 is halted in the normal manner whenever $\overline{HOLD}$ is asserted, regardless of the PC value or the state of the MP/ $\overline{MC}$ pin. HM may also be loaded by the LST1 and RHM instructions.

Words

Cycles

		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for	a Repeat Execu	ition	
'C25	n	n	n+p	n+p	n	n

Example

;HM is set, implementing the normal ;(TMS32020-type) hold mode of operation.

Syntax	[ labe	e/ ]	SC	NVΜ												
Operands Execution	• •	e + 1 - overfl			(OV	M) st	atus	s bit								
	Affec	ts O∖	/M.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
Description	The (	DVM :	statu	s bit	is se	t to lo	gic (	one,	whic	h en	ables	the c	overfl	ow (s	satur	ration)

The OVM status bit is set to logic one, which enables the overflow (saturation) mode. If an overflow occurs with OVM set, the overflow flag OV is set, and the accumulator is set to the largest representable 32-bit positive (7FFFFFFh) or negative (80000000h) number according to the direction of overflow.

OVM may also be loaded by the LST and ROVM instructions.

Words

Cycles

Γ	Cycle Timings for a Single Instruction											
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20	1	1	1+p	1+p	<u> </u>	—						
'C25	1	1	1+p′	1+p	1	1						
		Cycle	e Timings for a	a Repeat Execu	ition							
'20	n	n	n+p	n+p								
'C25	n	n	n+p	n+p	n	n						

Example

SOVM

1

;The overflow mode bit OVM is set, enabling the ;overflow mode on any subsequent arithmetic ;operations.


Syntax	[label] SPAC
Operands Execution	None PC) + 1 $\rightarrow$ PC (ACC) – (shifted P register) $\rightarrow$ ACC
	Affects OV; affected by PM and OVM. Affects C (TMS320C25). Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0
Description	The contents of the P register, shifted as defined by the PM status bits, are sub- tracted from the contents of the accumulator. The result is stored in the accu- mulator. Note that SPAC is unaffected by SXM; the P register is always sign-ex- tended.
	The SPAC instruction is a subset of LTS, MPYS, and SQRS.
Words	1
Cycles	
	Cycle Timings for a Single Instruction

		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	_	
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for a	a Repeat Exect	ution	
'20	n	n	n+p	n+p	_	
'C25	n	n	n+p	n+p	n j	n

Example

;(PM = 0)

SPAC



Syntax	Dire	ect: irect:	[ label ] [ label ]	SPH SPH			ext ARP	']				
Operands		dma ≤ 1 next AR										
Execution	•	C) + 1 → R shifter o	PC output (3	1–16)) –	→ dma							
	Affe	ected by	PM.									
Encoding	_15	.14	13 12	11 10	98	37	6	54	3	2	1	0
	Direct: 0	1	1 1	1 1	0	0	D	ata Memor	ry Ado	dress		
	Indirect: 0	1	1 1	1 1	0 -	1		See Sect	tion 4.	.1		
Description Words Cycles	stor by t mod	red in dat his instru	der bits c a memor uction. Hi ected. Lo lected.	y. Neithe gh-order	er the F bits a	' regist re sign	er nor th -extend	ne accum ed when	ulato the i	or ar right	e aff -shil	ected ft by 6
	Г <u></u> -			Cycle Tin	lingo fo	r o Cine	lo Instru	otion				
		PI/DI	PI/DE		PE/DI		E/DE	PR/DI		P	R/DE	
	'C25	1	1+d		1+p		+d+p	1			1+d	
				Cycle Tin	nings fo	r a Rep	eat Execu	ution				
	'C25	n	n + n	d	n+p	1+1	n +nd +p	n		n	+ nd	
Example	SPH Or SPH			OP = 4, f curren			y regi	ster co	ntai	ns	515.	



Syntax		Direc ndire		•	bel ] bel ]		SPL SPL		<i>dma</i> [ind}	[,`ne	xt AR	P]					
Operands Execution	C (	) ≤ n PC)	ma ≤ ext A + 1 - shifte	RP ≤ → PC		15-0	)) →	dma									
	Þ	Affec	ted b	y PM													
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	1	1	1	1	0	0	0		Data N	/lemor	y Ado	dress		
	Indirect:	0	1	1	1	1	1	0	0	1		Se	e Sect	ion 4	.1		
Description	s b r	store by thi ight-	d in d is insi	ata n tructi by 6 r	nemo on. H	ory. N ligh-o	leithe order	er the bits	e P re are t	gist ake	d as s er nor n from r bits a	the ac the h	ccum ligh P	ulato reg	or ar ister	e af wh	fected en the
Words	1																

# Words


# Cycles

Γ		Cycl	e Timings for	a Single Instruc	tion	
ſ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1+d	1+p	2+d+p	1	1+d
Γ		Cycl	e Timings for	a Repeat Execu	tion	
'C25 🗌	n	n+nd	n+p	1+n+nd+p	n	n+nd


## Example

; (DP = 4, PM = 2)SPL DAT3

or SPL \*







Syntax	[labe	e/ ]	SP	М	con	stant										
Operands Execution	(PC)	onsta + 1 - stant ·	→ PC		t reg	ister	shift	mo	de (F	PM) s	statu	s bite	6			
	Affec	ts PN	1.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	0	PI	М

The two low-order bits of the instruction word are copied into the PM field of status register ST1. The PM status bits control the P register output shifter. This shifter has the ability to shift the P register output either one or four bits to the left or six bits to the right, or to perform no shift. The bit combinations and their meanings are shown below.

<u>PM</u>	ACTION
00	No shift of multiplier output
01	Output left-shifted 1 place and zero-filled
10	Output left-shifted 4 places and zero-filled
11	Output right-shifted 6 places, sign-extended; LSB

The left-shifts allow the product to be justified for fractional arithmetic. The right-shift by six bits has been incorporated to implement up to 128 multiply–accumulate processes without the possibility of overflow occurring. PM may also be loaded by an LST1 instruction.

		Cycl	e Timings for a	a Single Instru	ction	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	_	—
25	1	1 .	1+p	1+p	1	1
Γ		Cycl	e Timings for	a Repeat Execu	ution	
20		not rep	eatable		·	
25			not rep	eatable		

Example

Words

Cycles

SPM 3

1

;Product register shift mode 3 is selected, ;causing all subsequent transfers from the ;product register to the ALU to be shifted ;to the right six places.

bits lost.

1

Syntax		irect ndire			bel ] bel ]		SQR SQR			[, <i>ne</i> >	d AR	┍၂					
Operands			na ≤ ∋xt Al		7												
Execution	(A (c	ACC dma)	+ 1 – ) + (s ) → T ) × (d	hifte regi	d P r ster	•		→ A(	DC,								
			s OV s C (			-		nd C	OVM.								
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	0	1	1	1	0	0	1	0		Data N	lemor	y Add	lress		
	Indirect:	0	0	1	1	1	0	0	1	1		See	e Secti	on 4.	1		
Description	Т	he co	onter	nts of	the F	? regi	ster,	shif	teda	sdefi	ned b	ythe	PMs	atus	bits	s, ar	e add-


-----

The contents of the P register, shifted as defined by the PM status bits, are added to the accumulator. The addressed data memory value is then loaded into the T register, squared, and stored in the P register.

Words

Cycles

	Cycle Timings for a Single Instruction												
ſ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE							
'20 🛛	1	2+d	1+p	2+d+p		-							
'C25	1	2+d	1+p	2+d+p	1	2+d							
		Cycle	e Timings for	a Repeat Execu	tion								
'20	n	2n+nd	n+p	2n+nd+p	_								
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd							



Example

1


Syntax	Dire Indir		[ <i>lab</i> [ <i>lab</i>	-			<i>dma</i> {ind}	[, ne	ext AR	Ρ]					
Operands		lma ≤ next A	127 RP ≤ 7	7											
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) - (shifted P register) \rightarrow ACC$ $(dma) \rightarrow T$ register $(dma) \times (dma) \rightarrow P$ register Affects OV; affected by PM and OVM.														
			/; affec (TMS3		•	and	OVM.								
Encoding	15	14	13	12 1	11 1	9	8	7	6	5	4	3	2	1	0
	Direct: 0	1	0	1	1 (	) 1	0	0		Data M	lemor	y Add	lress		
	Indirect: 0	1	0	1	1 (	1	0	1		See	e Sect	ion 4.	1		
Description	The	conter	nts of th	ne P r	egiste	r, shi	ifted a	s de	fined b	y the	PMs	tatus	s bits	s, ar	e sub-

The contents of the P register, shifted as defined by the PM status bits, are subtracted from the accumulator. The addressed data memory value is then loaded into the T register, squared, and stored into the P register.

Words

Cycles

[		Cycl	e Timings for	a Single Instruc	tion	
[	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20 [	1	2+d	1+p	2+d+p		
'C25 [	1	2+d	1	2+d		
[		Cycl	e Timings for	a Repeat Execu	ition	
'20	n	2n+nd	n+p	2n+nd+p	_	—
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd



## Example

4-183

Syntax	Direc		-	bel ] bel ]		SST SST		<i>dma</i> {ind}	[, <i>ne</i> :	xt ARI	<b>-</b> ]						
Operands		lma ≤ lext A	127 RP ≤	7													
Execution	$(PC) + 1 \rightarrow PC$ (status register ST0) $\rightarrow$ dma																
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0	
	Direct: 0	1	1	1	1	0	0	0	0	Data Memory Address							
	Indirect: 0	1	1	1	1	0	0	0	1	See Section 4.1							

Status register ST0 is stored in data memory.

In the direct addressing mode, status register ST0 is always stored in page 0, regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)

The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag), OVM (overflow mode), INTM (interrupt mode), ARP (auxiliary register pointer), and DP (data memory page pointer). The status bits are stored in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARP		ov	OVM	1	INTM					DP				

Note that SST \* may be used to store status register ST0 anywhere in data memory, while SST in the direct addressing mode is forced to page 0.

Words

1

# Cycles

Γ		Cycle	Timings for	a Single Instruc	tion	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	3+d+p		
'C25	1	1+d	1+p	2+d+p	1	1+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	3n+nd+p		_
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd


#### Example

DAT96 ;(DP = don't care)

SST Or SST

\*

;If current auxiliary register contains 96.



Syntax		ect: lirect :	-	bel ] bel ]		SST <sup>.</sup> SST <sup>.</sup>		<i>dma</i> {ind}	[, <i>ne</i> :	xt ARI	<b>-</b> ]					
Operands		: dma ⊴ : next A		7		•										
Execution	•	C) + 1 - atus reg			) →	dma										
Encoding	1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	) 1	1	1	1	0	0	1	0		Data N	lemor	y Ado	lress		
	Indirect:	D 1	1	1	1	0	0	1	1		See	e Sect	tion 4.	1		

Status register ST1 is stored in data memory. In the direct addressing mode, status register ST1 is always stored in page 0, regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows the storage of the DP in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST1 instruction for more information.)

SST1 is used to store status bits after interrupts and subroutine calls. ST1 contains the status bits: ARB (auxiliary register pointer buffer), CNF (RAM configuration control), TC (test/control), SXM (sign-extension mode), XF (external flag), FO (serial port format), TXM (transmit mode), and the PM (product register shift mode). ST1 on the TMS320C25 also contains the status bits: C (carry) bit, HM (hold mode), and FSM (frame synchronization mode). The bits loaded into status register ST1 from the data memory word are as follows:

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARB	CNF‡	тс	SXM	C†	1	1‡	HM†	FSM†	XF	FO	тхм	PM	1

† On the TMS32020, bits 5, 6, and 9 are ones.

1

‡ On the TMS320C26, bits 12 and 7 hold CNF0 and CNF1, respectively (see the CONF instruction for decoding).

Note that SST1 \* may be used to store status register ST1 anywhere in data memory, while SST1 in the direct addressing mode is forced to page 0.

Words

## Cycles

Γ		Cycle	Timings for	a Single Instruc	tion	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	3+d+p		
'C25	1	1+d	1+p	2+d+p	1	1+d
Γ		Cycle	Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	3n+nd+p		
'C25	n	n+nd	n+p	1+n+nd+p	n	n+nd


#### Example

#### DAT97 ;(DP = don't care)

SST1 Or SST1

\*

;If current auxiliary register contains 97.



# SSXM Set Sign-Extension Mode

Syntax	[label]	SSXM											
Operands	None												
	(PC) + 1 - 1 1 - SXM s	status bit	in sta	itus reg	jister	ST1							
Encoding	15 14 1 1	<u>13 12</u> 0 0	11	<u>10 9</u> 1 1	8	7 0	6 0	5 0	4	3 0	2	1	0
	The SSXM tension on ADD, ADD In addition SXM with t	shifted da T, ADLK , SSXM a	ata me , LAC, affects	emory \ LACT	alues , LAL efinitio	s for t K, SI on of	he fo BLK, the S	llowi SUE SFR	ng ari 3, anc instru	thme I SUE	tic in 3T.	struc	ctions:
Words	1												
Cycles							i.						
			Cycle	e Timing	s for a	a Sing	le Ins	struct	ion				
	PI/DI	PI/C	DE	PE/	DI	P	E/DE		PR/	DI	F	PR/DE	Ξ
'20	1	1		1+	p		1+p			-			
'C25	1	1		1+	p		1+p		1			1	
			Cycle	e Timing	is for a	a Rep	eat Ex	xecut	ion				
'20	n	n		n+	0		n+p						
'C25	n	n		n+			n+p		n			n	

Example

SSXM

;SXM is set, enabling sign extension on ;subsequent instructions.

Syntax	[labe	]	STC	;												
Operands	None															
Execution	• •	+ 1 → ΓC tes		trọl	flag	in sta	atus	regi	ster	ST1						
	Affec	ts TC.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1

The TC (test/control) flag in status register ST1 is set to logic one. TC may also be loaded by the LST1 and RTC instructions.

## Words

Cycles

Γ		Cycl	e Timings for a	a Single Instruc	tion	· · · · · · · · · · · · · · · · · · ·
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	1	1+p	1+p	1	1
		Cycl	e Timings for a	a Repeat Execu	ition	
'C25	n	n	n+p	n + p	n	n

Example

STC

1

;TC (test/control) flag is set to logic one.

# STXM Set Serial Port Transmit Mode

Syntax	[	labe	e/]	STXM											
Operands Execution	(		+1-→	PC atus bit	in sta	atus r	registe	r ST	1						
		Affec	ts TXN	1.											
Encoding		15	14	13 12	11	10	98	7	6	5	4	3	2	1	0
		1	1	0 0	1	1	1 0	0	0	1	0 (	0	0	0	1
Description	s / r a	serial A pul: nally. also t ogic:	l port tr se is pr The tra be loac zero ar	nstruction ansmits oduced ansmiss led by the nd serial M = 1.	ection on th ion is ne LS	n to a e FS: initia T1 a	t mode X pin e Ited by nd RTX	whe ach t the r KM ir	re the F ime the legative nstruction	SX p DX e DX e edg ons.	oin beh R regis ge of th If the F	iave: ster i is pu FSM	s as s loa ulse. I sta	an o aded TXN tus t	utput. I inter- A may Dit is a
Words	1	l													
Cycles															
					Cycl	le Tim	ings for	r a Sir	ngle Inst	ructio	on				
		F	PI/DI	PI/I		T	PE/DI		PE/DE		PR/DI		F	R/DE	
	'20		1	1			1+p		1+p						
	'C25		1	, 1			1+p		1+p		1			1	
					Cycl	le Tim	ings fo	r a Re	peat Ex	ecutio	on				
	'20		n	n			n+p		n+p		_				
	'C25		n	n			n+p		n+p		n			n	

# Example

STXM

;TXM is set, configuring FSX as an output.

Syntax		rect: direct:	[ label [ label			<i>dma</i> {ind}	-	-	t ARP ]]			
Operands Execution	0 : 0 :	≤ dma ≤ ≤ next Al ≤ shift ≤ C) + 1	RP	ults to	0 0)							
	lf s T	CC) [(( SXM = 1 Then (dm SXM = 0	: na) is sig	-								
	T Af	<sup>-</sup> hen (drr fects OV	na) is not ; affecte	d by C	OVM an		м.					
<b></b>		fects C (				•	_					
Encoding		15 14	13 12	11	10 9	8	7	6 5	_		2 1	0
	Direct:	0 0	0 1		Shift		0	D	ata Memo	ory Add	ress	
	<b>–</b>		· · · · · ·	T			r	·····				1
	Indirect:	0 0	0 1		Shift		1		See Sec	ction 4.	1	
Description Words	tra Hi	e conter cted froi gh-order e result	m the ac bits are	cumu sign-e	ulator. D extende	uring d if S2	shif XM i	ting, lov	v-order	bits a	re zer	o-filled.
Cycles												
	. [			Cyc	le Timing	s for a	Sing	le Instru	ction			]
	Ľ	PI/DI	PI/	DE	PE/I	וכ	Ρ	E/DE	PR/D	1	PR/C	)E
	'20	1	2+	-d	1+p	)		+d+p				
	'C25	1	2+		1+p			+d+p	1		2+0	tt
	·20	n	2n-		le Timing		· · · · · · ·	eat Exect				
	'C25		1+n		n+p			n+nd+p			1+n+	nd
Example	su or su		Befo	; (DP ; If c re Instr	= 8) current		ilia I M		ister o	nstructi		104.

Syntax		rect: direct :	[ label ] [ label ]		SUBB SUBB		[, ne>	t ARF	?]					
Operands		≤ dma ≤1												
Execution	(P	≤ next Af 2C) + 1 <i>→</i> .CC) – (d		) → A	VCC									
	Af	fects C a	nd OV; a	ffecte	ed by C	OVM.								
Encoding		15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0
	Direct:	0 1	0 0	1	1 1	1	0	ſ	Data M	lemory	/ Adc	ress		
	Indirect:	0 1	0 0	1	1 1	1	1		See	e Secti	on 4.	1		
Description	bit	t are subt	ts of the a racted fro r (see su	mthe	accun	nulato								
Words	1													
Cycles						,								
		<u>, , , , , , , , , , , , , , , , , </u>		Cvcl	e Timin	as for a	Single	e Instru	ction					
		PI/DI	PI/D		PE/			/DE	····	PR/DI		P	R/DE	
	'C25	1	2+0	t	1+	р	2+0	d+p		1			2+d	
				Cual										
	2005				e Timin	gs for a			ution					
	'C25	n	1+n+		e Timin n+	Y		at Exec -nd+p	ution	n			n+nd	

In the above example, C is originally zeroed, presumably from the result of a previous subtract instruction that performed a borrow. The effective operation performed was  $6 - 6 - (\overline{0}) - 1$ , generating another borrow (and resetting carry again) in the process.

The SUBB instruction can be used in performing multiple-precision arithmetic.

Syntax	Direc		[ <i>label</i> ] [ <i>label</i> ]		SUBC SUBC	-		, nex	d AFi	'P]				
Operands		lma ≤1 iext AF												
Execution	• •	+ 1 → C) – [(d	PC Ima) × 2	15]	• ALU	out	put							
	The Else Affec Affec	en (ALI e (ACC ets OV. ets C (1	ut ≥ 0: J output C) × 2 → FMS3200 d by OV	ACC C25).	<b>.</b>			s affe	ected	by S>	KM.			
Encoding	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1
	Direct: 0	1	0 0	0	1	1	1	0		Data M	lemor	y Add	ress	
	Indirect: 0	1	0 0	0	1	1	1	1		See	Secti	on 4.	1	

The SUBC instruction performs conditional subtraction, which may be used for division. The 16-bit dividend is placed in the low accumulator, and the high accumulator is zeroed. The divisor is in data memory. SUBC is executed 16 times for 16-bit division. After completion of the last SUBC, the quotient of the division is in the lower-order 16-bit field of the accumulator, and the remainder is in the high-order 16 bits of the accumulator. SUBC provides the normally expected results for division when both the divisor and dividend are positive. The divisor is affected by the SXM bit. If SXM=1, then the divisor must have a 0 value in the MSB. If SXM=0, then any 16-bit divisor value will produce the expected results. The dividend, which is in the accumulator, must initially be positive (that is, bit 31 must be 0) and must remain positive following the accumulator shift, which occurs during the SUBC operation.

If the 16-bit dividend contains less than 16 significant bits, the dividend may be placed in the accumulator left-shifted by the number of leading nonsignificant zeroes. The number of executions of SUBC is reduced from 16 by that number. One leading zero is always significant.

Note that SUBC affects OV but is *not* affected by OVM, and therefore the accumulator does not saturate upon positive or negative overflows when this instruction is executed.


## Cycles


Γ		Cycle	e Timings for	a Single Instruc	tion	,
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	2+d	1+p	2+d+p		_
'C25	1	2+d	1+p	2+d+p	1	2+d
		Cycle	e Timings for	a Repeat Execu	tion	
'20	n	2n+nd	n+p	2n+nd+p	<u> </u>	
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

# Example

RPTK SUBC O <b>r</b>	15 DAT2	;(DP = 4)					
RPTK SUBC	15 *	;If current	auxiliar	y regi	lster	contains	514.
Me	Data emory 514	Before Instruction 7h		Data lemory 514	Aft	er Instruction 71	n

ACC 1 C





20009h

Syntax	_	Direc ndire	••		bel ] bel ]		SUB SUB		<i>dma</i> {ind}	[, ne	ext AR	P]					
Operands			ma ≤ ext A	127 RP ≤	7												
Execution				→ PC (dma)		6] _	> AC	С									
1				/; affe (TMS													
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1	0	0	0	1	0	0	0		Data N	/lemor	y Ado	dress		
	Indirect:	0	1	0	0	0	1	0	0	1		Se	e Sect	ion 4	.1		
Description	ւ ւ Т	uppe unaffe FMS:	r 16 b ecteo 320C	oits of I. The	the a res rese	accui ult is t if th	mulat s stor	tor. ed	The 1 in the	6 lo e ac	w-ord cumul	er bits ator.	of th	e ac carry	cum y bit	ulat C c	om the for are on the other-
	Т	The S	SUBH	l insti	ructic	on ca	an be	us	ed for	per	formir	ng 32-	bit aı	rithm	netic		
Words	1																

Words

Cycles

Example

SUBH


or

DAT33

;(DP = 6)

Γ		Cycle	e Timings for	a Single Instruc	tion	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20 <b> </b>	1	2+d	1+p	2+d+p	·	_
'C25	1	2+d	1+p	2+d+p	1	2+d
Γ		Cycle	Timings for	a Repeat Execu	tion	
'20 <b> </b>	n	2n+nd	n+p	2n+nd+p	_	
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

; If current auxiliary register contains 801.



# SUBK Subtract from Accumulator Short Immediate (TMS320C25)

Syntax $[label]$ SUBK constantOperands $0 \le \text{constant} \le 255$ Execution $(PC) + 1 \rightarrow PC$ $(ACC) - 8-bit positive constant \rightarrow ACCAffects C and OV: affected by OVM.Not affected by SXM.Encoding15 \ 14 \ 13 \ 12 \ 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$	Encoding	15 14 13 12	11 10	9 8	76	5	4	3	2	 
Operands $0 \le \text{constant} \le 255$ Execution $(PC) + 1 \rightarrow PC$ $(ACC) - 8-bit positive constant \rightarrow ACCAffects C and OV: affected by OVM.$										
Operands $0 \le \text{constant} \le 255$ Execution $(PC) + 1 \rightarrow PC$			-	OVM.						
	EXecution	· ·	ive constant	→ ACC						
Syntax [label] SUBK constant	Execution									
	-	$0 \le \text{constant} \le 255$								

The 8-bit immediate value is subtracted, right-justified, from the accumulator with the result replacing the accumulator contents. The immediate value is treated as an 8-bit positive number, regardless of the value of SXM.

#### Words


Cycles

		Cycl	e Timings for	a Single Instruc	tion	
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
C25	1	1	1+p	1+p	1	1
Γ		Cycl	e Timings for	a Repeat Execu	ition	
C25			not rep	eatable		




SUBK 12h

1



After Instruction



Syntax		ect: irect:	[ labe [ labe	-	SUE SUE		-	<i>lma</i> ind}	[, next	ARP	]				
Operands		dma ≤ next Al													
Execution	•	C) + 1 CC) (d		ACC											
	Affe	ects OV ects C ( affecte	TMS32	0C25		•									
Encoding	15	5 14	13 1	2 11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	) 1	0	0 0	1	0	1	0		Data M	lemor	y Adc	lress		
	Indirect: 0	) 1	0	o c	1	0	1	1		See	e Secti	on 4.	1		

The contents of the addressed data memory location are subtracted from the accumulator with sign-extension suppressed. The data is treated as a 16-bit unsigned number, regardless of SXM. The accumulator behaves as a signed number. SUBS produces the same result as a SUB instruction with SXM = 0 and a shift count of 0.


Words

1

Cycles

Example

Cycle Timings for a Single Instruction												
[	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE						
'20 [	1	2+d	1+p	2+d+p		—						
'C25	1	2+d	1+p	2+d+p	1	2+d						
C25         1         2+u         1+p         2+u+p         1         2+u           Cycle Timings for a Repeat Execution           '20         n         2n+nd         n+p         2n+nd+p												
'20 [	n	2n+nd	+nd n+p 2n+nd+p —									
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd						
0	UBS DAT2 r UBS *	;(DP = ;If cu:	,	iliary regis	ter conta	ins 2050.						
		Before Instruc	ction		After Instruct	ion						



Syntax		rect: direct:	[ label ] [ label ]		SUB SUB		<i>dma</i> {ind}	[, ne	xt ARI	<b>~</b> ]					
Operands Execution	0 =	≤ dma ≤ ≤ next A	RP ≤ 7												
Execution		C) + 1 - CC) - [(d	⇒ PC dma) × 2	T reg	ister (	3 -	0)] →	(AC	CC)						
	T If S T	SXM = 0 Then (dm	na) is sigi ): na) is not	sign	-exte	nde		4							
			/; affected TMS320			anu		1.							
Encoding	1	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0 1	0 0	0	1	1	0	0		Data N	lemor	y Adc	lress		
	Indirect:	0 1	0 0	0	1	1	0	1		Se	e Sect	ion 4.	1		
Description	Th		nemory \						subtra	acted	from	the	acc	um	ulator.

The data memory value is left-shifted and subtracted from the accumulator. The left-shift is defined by the four LSBs of the T register, resulting in shift options from 0 to 15 bits. The result replaces the accumulator contents. Sign-extension on the data memory value is controlled by the SXM status bit.


### Words

1

Cycles

Γ	Cycle Timings for a Single Instruction									
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE				
'20	1	2+d	1+p	2+d+p	2+d+p					
'C25	1	2+d	1+p	2+d+p	1	2+d				
Γ		Cycle	e Timings for	a Repeat Execu	tion					
'20	n	2n+nd	n+p	2n+nd+p						
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd				

## Example



Syntax	[label]	SXF												
Operands Execution	None (PC) + 1 $\rightarrow$ PC 1 $\rightarrow$ external flag (XF) pin and status bit													
	Affects XF													
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0 0	1	1	1	0	0	0	0	0	1	1	0	1

1

SXF

The XF pin and the XF status bit in status register ST1 are set to logic 1. XF may also be loaded by the LST1 and RXF instructions.

Words

Cycles

	Cycle Timings for a Single Instruction									
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE				
'20	1	1	1+p	1+p		—				
'C25	1	1	1+p	1+p	1	1				
	Cycle Timings for a Repeat Execution									
'20	n	n	n+p	n+p						
'C25	n	n	n+p	n+p	n	n				

Example

;The XF pin and status bit are set to logic 1.

Syntax	Direct: [ <i>label</i> ] TBLR <i>dma</i> Indirect: [ <i>label</i> ] TBLR {ind} [, <i>next ARP</i> ]]
Operands Execution	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 <b>TMS32020</b> : (PC) + 1 →TOS
	$(ACC(15-0)) \rightarrow PC$ If (repeat counter) $\neq 0$ : Then (pma) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, (PC) + 1 $\rightarrow$ PC, (repeat counter) - 1 $\rightarrow$ repeat counter.
	Else (pma) $\rightarrow$ dma Modify AR(ARP) and ARP as specified. (TOS) $\rightarrow$ PC
·	TMS320C25:
	$(PC) + 1 \rightarrow PC$ $(PFC) \rightarrow MCS$ $(ACC(15-0)) \rightarrow PFC$
	If (repeat counter) $\neq$ 0: Then (pma, addressed by PFC) $\rightarrow$ dma, Modify AR(ARP) and ARP as specified, (PFC) + 1 $\rightarrow$ PFC, (repeat counter) - 1 $\rightarrow$ repeat counter.
	Else (pma, addressed by PFC) → dma Modify AR(ARP) and ARP as specified. (MCS) → PFC
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2
	Direct: 0 1 0 1 1 0 0 0 0 Data Memory Address
	Indirect: 0 1 0 1 1 0 0 0 1 See Section 4.1

1 0

DescriptionThe TBLR instruction transfers a word from a location in program memory to<br/>a data memory location specified by the instruction. The program memory ad-<br/>dress is defined by the low-order 16 bits of the accumulator. For this operation,<br/>a read from program memory is performed, followed by a write to data memory.<br/>In the repeat mode, TBLR effectively becomes a single-cycle instruction, and<br/>the program counter that contains the ACCL is incremented once each cycle.

On the TMS32020, the contents of the lowest stack location are lost when the TBLR instruction is used.

If the MP/MC pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be read.

Words

1

Cycles

Г		Cycle	Timings for	a Single Instruct	tion					
ŀ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE				
'20	Table in internal program memory:									
	3	3+d	3+p	3+d+p	_	_				
	Table in e	xternal program r	nemory:							
	3+p 4+d+p		3+2p	4+d+2p						
'C25	Table in on-chip RAM:									
	2 Table in c	2+d n-chip ROM:	3+p	3 + d + p	3	3+d				
	3 Table in e	3+d external memory:	4+p	4 + d + p	4	4+d				
	3+p	3+d+p	4+2p	4+d+2p	4+p	4+d+p				
	Cycle Timings for a Repeat Execution									
'20	Table in internal program memory:									
	2+n 2+n+nd 2+n+p 2+n+nd+p — — Table in external program memory:									
	2+n+np	2+2n+nd+np	2+n+np+p	2+2n+nd+np +p						
'C25	Table in on-chip RAM:									
	1+n Table in o	1+n+nd n-chip ROM:	2+n+p	2+n+nd+p	2+n	2+n+nd				
	2+n Table in e	2+n+nd xternal memory:	3+n+p	3+n+nd+p	3+n	3+n+nd				
	2+n+np	1+2n+nd+np	3+n+np+p	2+2n+nd+np +p	3+n+np	2+2n+nd+np				

#### Example TBLR DAT6 ;(DP = 4)or TBLR ;If current auxiliary register contains 518. \* **Before Instruction** After Instruction ACC 23h ACC 23h Program Memory 23 Program Memory 23 306h 306h Data Memory 518 Data Memory 518 75h 306h

4-203

Syntax	Direct: Indirect:	[ label ] [ label ]		BLW		[, <i>nex</i>	d ARF	<b>-</b> ]					
Operands Execution	0 ≤ dma ≤ 0 ≤ next A <b>TMS3202</b>	RP ≤ 7											
	(PC) + 1 - (ACC(15–												
	Modify / (PC) +	na) → pm AR(ARP) a	a, and Af		•								
	Else (dma Modify / (TOS) → I	AR(ARP)	and Af	RP as	specif	ied.							
	TMS320C	25:											
	(PC) + 1 - (PFC) → I (ACC(15–	NCS	C						•				
	Modify / (PFC) +	counter) ≠ a → (pma AR(ARP) a 1 → PFC counter) -	a, addr and AF ),	RP as	specif	ied,							
	Else dma Modify / (MCS) →	AR(ÄRP) a			-			·					
Encoding	15 14	13 12	11	10 9	8	7	6	5	4	3	2	1	0
Dire	ct: 0 1	0 1	1	0 0	1	0		Data M	lemor	y Ado	Iress		
Indire	ct: 0 1	0 1	1	0 0	1	1		See	e Sect	ion 4.	.1		
Description	The TBLW The data memory a	memory a	ddress	s is sp	pecifie	d by	the in	struc	tion,	and	i the	e pro	ogram

once each cycle.

Assembly Language Instructions

from data memory is followed by a write to program memory to complete the instruction. In the repeat mode, TBLW effectively becomes a single-cycle instruction, and the program counter that contains the ACCL is incremented On the TMS32020, the contents of the lowest stack location are lost when the TBLW instruction is used.

If the MP/MC pin on the TMS320C25 is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be addressed but not written to.

Words

1

Cycles

Γ		Cycle	e Timings for	a Single Instruc	tion										
F	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE									
20	Table in inf	ernal program n	nemory:												
	3	3+d	3+p	3+d+p											
	Table in ex	ternal program i	memory:												
	3+p	4+d+p	3+2p	4+d+2p											
'C25	Table in on-chip RAM:         ,           2         3+d         3+p         4 + d + p         3         4+d														
	2	3+d	3+p	4 + d + p	3	4+d									
	Table in on-chip ROM:														
	not applicable														
	2+p	3 + d + p	3+2p	4+d+2p	3+р	4+d+p									
		Cycle	e Timings for	a Repeat Execut	tion										
'20 🏼	Table in int	ernal program n	nemory:												
	2+n	2+n+nd	2+n+p	2+n+nd+p											
	Table in ext	ernal program m	nemory:												
	2+n+np	2+2n+nd+np	2+n+np+p	2+2n+nd+np											
. –				+p .											
'C25	Table in on	-chip RAM:													
	1+n	2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd									
	Table in on	-chip ROM:													
			not ap	plicable											
	Table in ex	ternal memory:													
	1+n+np	1+2n+nd+np	2+n+np+p	2+2n+nd+np +p	2+n+np	2+2n+nd+np									

#### Example

;(DP = 32)TBLW DAT5 or TBLW \* ; If current auxiliary register contains 4101. Before Instruction After Instruction ACC 257h ACC 257h Data Memory 4101 4339h 4339h

4339hData<br/>Memory<br/>4101306hProgram<br/>Memory<br/>257

Program Memory 257

4339h

Syntax	[labe	e/ ]	TR	AP												
<i>Operands</i> Execution	None (PC) 30 →	+ 1 -	→ sta	ck												
	Not a	affecte	ed by	INT	M; d	oes r	not a	ffect	t INT	М.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

**Description** The TRAP instruction is a software interrupt that transfers program control to program memory location 30 and pushes the program counter plus one onto the hardware stack. The instruction at location 30 may contain a branch instruction to transfer control to the TRAP routine. Putting PC + 1 onto the stack enables an RET instruction to pop the return PC (points to instruction after the TRAP) from the stack.

#### Words

Cycles

**Cycle Timings for a Single Instruction** PI/DI PI/DE PE/DI PE/DE PR/DI PR/DE '20 2 2 2+p 2+p \_\_\_\_ \_\_\_\_\_ 'C25 Destination on-chip RAM: 2 2 2 2+p 2+p 2 Destination on-chip ROM: 3 3 3+p 3+p 3 3 Destination external memory: 3+p 3+p 3+2p 3+2p 3+p 3+p **Cycle Timings for a Repeat Execution** not repeatable '20 'C25 not repeatable

Example

TRAP

1

;Control is passed to program memory location ;30. PC + 1 is pushed on to the stack.

Syntax		irect: direct:	[ label ] [ label ]				xt ARF	<b>'</b> }			
Operands		≤ dma : ≤ next /	≤ 127 ARP ≤ 7								
Execution	(A		-→ PC -0)) XOR c -16)) → A(			<b>))</b>					
	N	ot affec	ted by SXN	Л.							
Encoding	_	15 14	13 12	11 10	98	7	6	54	3	2 1	0
	Direct:	0 1	0 0	1 1	0 0	0	C	Data Memo	ory Add	lress	]
	Indirect:	0 1	0 0	11	0 0	1		See Sec	tion 4.	1	
Description	dr	ressed	alf of the ad data memo this instruc	ory locatio							
Words	1										
Cycles											
Cycles	Г			Cycle Tim	ings for a	a Sing	le Instru	iction			
Cycles	F	PI/DI	PI/D	Cycle Tim E I	ings for a	-	le Instru E/DE	ction PR/D		PR/D	E
Cycles	'20	<b>PI/DI</b> 1	PI/D 2+c	E		P		1	1	PR/D	E
Cycles	'20 'C25			e i	PE/DI	PI 2-	E/DE	1	1	<b>PR/D</b>  2+d	
Cycles		1	2+0	e i	<b>PE/DI</b> 1+p 1+p	PI 2- 2+	E/ <b>DE</b> +d+p •d+p	PR/D — 1			
Cycles		1	2+0	E I d J Cycle Tim	<b>PE/DI</b> 1+p 1+p	Pl 2- 2+ a Repe	E/ <b>DE</b> +d+p •d+p	PR/D — 1	1	 2+d	
Cycles	'C25	1	2+c	E I d J Cycle Tim nd	PE/DI 1+p 1+p ings for a	PI 2- 2+ a Repe 2n+	E/DE +d+p -d+p eat Exec	PR/D — 1	1	 2+d	
Cycles Example	'C25 '20 'C25	1 1 n DR DA	2+0 2+0 2n+r 1+n+ T127 ; (	E         I           d	PE/DI 1+p 1+p ings for a n+p n+p )	PI 2- 2+ 2+ 2n+ 1+n	E/DE +d+p d+p eat Exec nd+p +nd+p	PR/D 1 ution  n		2+d  1+n+n	nd
-	'C25 '20 'C25 xc	1 1 n DR DA	2+c 2+c 2n+r 1+n+ T127 ; ( ; I	E     I       d     I       d     I       f     Cycle Tim       nd     I       DP     = 511       f     currer	PE/DI 1+p 1+p ings for a n+p n+p ) t auxi	PI 2- 2+ 2+ 2n+ 1+n	E/DE +d+p d+p eat Exec nd+p +nd+p	PR/D	ontai	2+d  1+n+r ns 655	nd
-	'C25 '20 'C25 xc	1 1 n DR DA	2+c 2+c 2n+r 1+n+ .T127 ; ( ; I Befo a ory	E         I           d	PE/DI 1+p 1+p ings for a n+p n+p ) t auxi n	PI 2- 2+ a Repe 2n+ 1+n	E/DE +d+p -d+p eat Exec -nd+p +nd+p y regi	PR/D	ontai	2+d  1+n+r ns 655	nd
-	'C25 '20 'C25 xc	1 1 n n DR DA DR *	2+c 2+c 2n+r 1+n+ T127 ; ( ; I Befo a ory 5	E     I       d     I       J     Cycle Tim       nd     I       nd     I       DP     = 513       f     currer       ore Instruction	PE/DI 1+p 1+p ings for a n+p n+p ) t auxi n	PI 2- 2+ a Repe 2n+ 1+n liar	E/DE +d+p •d+p •at Exec •nd+p +nd+p y regi	PR/D	ontai	2+d 1+n+r ns 655 tion 0F0h	nd
-	'C25 '20 'C25 xc	1 1 n DR DA DR * DR *	2+c 2+c 2n+r 1+n+ T127 ; ( ; I Befo a ory 5	E     I       d     I       d     I       f     Cycle Tim       nd     I       nd     I       DP     511       f     currer       ore Instruction     0F0F	PE/DI 1+p 1+p ings for a n+p n+p ) t auxi n	PI 2- 2+ a Repe 2n+ 1+n liar	E/DE +d+p -d+p eat Exec -nd+p +nd+p y regi wata mory 535	PR/D	ontai Instruc OF	2+d 1+n+r ns 655 tion 0F0h	nd

•

Syntax	[labe	ə/ ]	XC	RK		cons	tant	[, sh	ift]								
Operands	16-b 0 ≤ s		stant 15 (d		lts to	0 0)											
Execution	(ACC	C(30-	→ PC -0)) X ) → A	OR [		tant	× 2 <sup>s</sup>	hiftj -	→ AC	C(3	0—0)						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0	
	1	1	0	1		Shift         0         0         0								1	1	0	
			16-Bit Constant														
								•									

DescriptionThe left-shifted 16-bit immediate constant is exclusive-ORed with the accumulator, lator, leaving the result in the accumulator. Low-order bits below and high-order<br/>bits above the shifted value are treated as zeros, thus not affecting the corre-<br/>sponding bits of the accumulator. Note that the MSB, most significant bit, of the<br/>accumulator is not affected, regardless of the shift code value.

Words


Cycles

		Cycl	e Timings for	a Single Instruc	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
20	2	2	2+2p	2+2p	<u> </u>	
'C25	2	2	2+2p	2	2	
		Cycl	e Timings for	a Repeat Execı	ition	
'20		not rep	eatable			
'C25			not rep	eatable		

#### Example

XORK OFFFFh,8

2



#### **ZAC** Zero Accumulator

Syntax	[ lab	el]	ZA	AC												
Operands Execution	Non (PC) 0 ≤ A	+1:	≤ PC													
Encoding	15 1	14 1	13 0	12 0	<u>11</u> 1	10 0	9 1	8 0	7 0	6 0	5 0	4 0	3 0	2 0	1 0	0

Description

The contents of the accumulator are replaced with zero. The ZAC instruction has been implemented as a special case of LACK. (ZAC assembles as LACK 0.)

Words


Cycles

		Cycl	e Timings for a	a Single Instru	ction	
	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'20	1	1	1+p	1+p	· · ·	
'C25	· 1	1	1+p	1	1	
		Cycl	e Timings for	a Repeat Execu	ution	
. '20		not rep	eatable			
C25			not rep	eatable		•••••••••••••••••••••••••••••••••••••••

Example

ZAC

1



Syntax		Direct: Indirect:	[ label ] [ label ]	ZALH ZALH		} [, next ARF	2]							
Operands		0 ≤ dma ≤1												
Execution		$0 \le \text{next AF}$												
Execution		(PC) + 1 → 0 → ACC(1												
		(dma) → À		6)										
Encoding		15 14	13 12	11 10	98	7 6	5 4 3	2 1 0						
	Direct:	0 1	0 0	0 0	0 0	0 Da	ata Memory A	ddress						
						,								
	Indirect:	0 1	0 0	0 0	0 0	1	See Section	4.1						
Description	-		der bits of	the accur	nulator	are zeroed.	ler half of th	e accumulator.						
Words	-	1												
Cycles														
		·												
						Single Instruc								
	'20	PI/DI 1	PI/DE 2+d		/ <b>DI</b> +p	PE/DE 2+d+p	PR/DI	PR/DE						
	'C25	1	2+d 2+d		+p	2+d+p 2+d+p	1	2+d						
	020	· · ·			· · · · · · · · · · · · · · · · · · ·	Repeat Execu								
	'20	n				2n+nd+p								
r.	'C25	n	1+n+n	id n	+p	1+n+nd+p	n	1+n+nd						
Example														

Syntax		Direc Indire		-	bel ] bel ]		ZALF ZALF		<i>dma</i> [ind}	[, ne	ext AR	IP ]					
Operands		0 ≤ d 0 ≤ n			7												
Execution		8000	h → ,	→ PC ACC( ACC(	150	•											
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direc	t: 0	1	1	1	1	0	1	1	0		Data M	Memor	y Ado	dress		
	Indirec	t: o	1	1	1	1	0	1	1	1		Se	e Sect	ion 4.	.1		
Description		accu	mulat 0 –14	tor an 4) of t	d rou	unds	the v	alu	e by a	addi	ng 1/2	2 LSB	; that	is, t	he 1	5 lo	of the w bits ulator
		ZALF	R is a	deriv	ative	ins	tructio	on fr	om Z	ALF	١.						
Words		1															
Cycles		<b></b>								01	1. 1	mustion					

1.1		Cycle	e Timings for	a Single Instruc	tion	
ſ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
'C25	1	2+d	1+p	2+d+p	1	2+d
Γ		Cycle	e Timings for	a Repeat Execu	tion	
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd

#### Example


ZALR DAT3 ; (DP = 32)

or

\*

ZALR

; If current auxiliary register contains 4099.



Syntax		)irect: ndirect:	-	bel ] bel ]		ZALS ZALS		<i>dma</i> {ind}	[next	t ARF	']					
Operands		≤ dma ≤ next		7												
Execution	(F 0 (c	PC) + 1 $\rightarrow AC($ dma) $\rightarrow$ lot affect	→ PC C(31–1 ACC(	6) 15–0)												
Encoding		15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Direct:       0       1       0       0       0       1       0       Data Memory Address															
	Indirect:	0 1	0	0	0	0	0	1	1		See	e Sect	ion 4.	1		

Description

The contents of the addressed data memory location are loaded into the 16 low-order bits of the accumulator. The upper half of the accumulator is zeroed. The data is treated as a 16-bit unsigned number rather than a 2s-complement number. Therefore, there is no sign-extension with this instruction, regardless of the state of SXM. (ZALS behaves the same as a LAC instruction with no shift and SXM = 0.)

ZALS is useful for 32-bit arithmetic operations.


#### Words

1

Cycles

Γ	Cycle Timings for a Single Instruction								
Γ	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
'20	1	2+d	1+p	2+d+p					
'C25	1	2+d	1+p	2+d+p	1	2+d			
	Cycle Timings for a Repeat Execution								
'20	n	2n+nd	n+p	2n+nd+p		—			
'C25	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd			

Example



# **Chapter 5**

# **Software Applications**

The TMS320C2x microprocessor/microcomputer design emphasizes overall speed, communication, and flexibility. Many instructions are tailored to digital signal processing tasks and provide single-cycle multiply/accumulates, adaptive filtering support, and many other features. General-purpose instructions support floating-point, extended-precision, logical processing, and control applications.

This chapter provides explanations of how to use the various TMS320C2x processor and instruction set features along with assembly language coding examples. More information about specific applications can be found in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The assembly source code examples in this chapter contain directives and commands specific to the Texas Instruments Assembly Language Tools. Publication *TMS320 Fixed-Point DSP Assembly Language Tools* (literature number SPRU018B) is highly recommended as a reference.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include: Page Section Processor Initialization ..... 5-2 5.1 Program Control ..... 5-8 5.2 Interrupt Service Routine ..... 5-16 5.3 Memory Management ..... 5-22 5.4 Fundamental Logical and Arithmetic Operations ..... 5-31 5.5 Advanced Arithmetic Operations ..... 5-34 5.6 Application-Oriented Operations ..... 5-57 5.7

# 5.1 Processor Initialization

Prior to the execution of a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

When reset is activated by applying a low level voltage to the RS (reset) input for at least three cycles, the TMS320C2x terminates execution and forces the program counter (PC) to zero. Program memory location 0 normally contains a B (branch) instruction to direct program execution to the system initialization routine. The hardware reset also initializes various registers and status bits.

After reset, the processor should be initialized to meet the requirements of the system. Instructions should be executed that set up operational modes, memory pointers, interrupts, and the remaining functions necessary to meet system requirements.

To configure the processor after reset, the following internal functions should be initialized:

- Memory-mapped registers
- Interrupt structure
- Mode control (OVM, SXM, FO, TXM, PM; plus HM and FSM on TMS320C25)
- Memory control (CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)
- Data memory page pointer (DP)

The OVM (overflow mode), TC (test/control flag), and IMR (interrupt mask register) bits are not initialized by reset. The auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are also not initialized by reset.

Example 5–1, Example 5–2, and Example 5–3 show coding for initializing the TMS32020, TMS320C25, and TMS320C26, respectively, to the following machine state, in addition to the initialization performed during the hardware reset:

- All interrupts enabled
- Overflow mode (OVM) disabled
- Data memory page pointer (DP) set to zero
- Auxiliary register pointer (ARP) set to four (TMS32020) or seven (TMS320C25 and TMS320C26)
- □ Internal memory filled with zeros

Example 5–1. Processor Initialization (TMS32020) title 'PROCESSOR INITIALIZATION' RESET, INTO, INT1, INT2 .def .def TINT, RINT, XINT, USER .ref ISR0, ISR1, ISR2 .ref TIME, RCV, XMT, PROC \* \* PROCESSOR INITIALIZATION FOR THE TMS32020. \* RESET AND INTERRUPT VECTOR SPECIFICATION. BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS. .sect "vectors" RESET B INIT ; RS- BEGINS PROCESSING HERE. \* INT0 В ISR0 ; INTO- BEGINS PROCESSING HERE. INT1 в ISR1 ; INT1- BEGINS PROCESSING HERE. INT2 в ISR2 ; INT2- BEGINS PROCESSING HERE. .space (18h-(\$-RESET))\*16 TINT в. TIME ; TIMER INTERRUPT PROCESSING. RINT В RCV ; SERIAL PORT RECEIVE PROCESSING. XINT в ХМТ ; SERIAL PORT TRANSMIT PROCESSING. \* USER B PROC : TRAP VECTOR PROCESSING BEGINS. \* THE BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE FOR RESET PROCESSING THAT INITIALIZES THE PROCESSOR. WHEN RESET IS \* APPLIED, THE FOLLOWING CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER \* \* INTERNAL REGISTERS: \* ARP ov OVM 1 INTM  $\mathbf{DP}$ ST0: х 1 \* XXX 0 1 XXXXXXXXX \* ARB CNF TC SXM 11111 XF FO TXM PM \* ST1: XXX 0 Х х 11111 1 0 0 XX \* \* REGISTER ADDRESS DATA \* 0000h XXXX XXXX XXXX XXXX DRR \* DXR 0001h XXXX XXXX XXXX XXXX \* TIM 0002h 1111 1111 1111 1111 PRD 0003h XXXX XXXX XXXX XXXX IMR 0004h 1111 1111 11XX XXXX \* GREG 0005h 1111 1111 0000 0000 \* XINT RINT INT2 RESERVED TINT INT1 INT0 \* IMR: 1111111111 х х х х х х \* .text INIT ROVM ; DISABLE OVERFLOW MODE. LDPK ; POINT DP REGISTER TO DATA PAGE 0. 0 LARP 4 ; POINT TO AUXILIARY REGISTER 4. ; LOAD ACCUMULATOR WITH 3Fh. LACK 3Fh SACL 4 ; ENABLE ALL INTERRUPTS VIA IMR.

```
; LOAD ACCUMULATOR WITH OFFFFh.
      LALK OFFFFh
                               ; INITIALIZE PERIOD REGISTER.
      SACL
             3
                               ; SET SIGN-EXTENSION MODE TO 1.
      SSXM
      SPM 0
                               ; SET PM BITS TO 0.
*
*
 INTERNAL DATA MEMORY INITIALIZATION.
                           ; ZERO THE ACCUMULATOR.
      ZAC
      LARK
             AR4,60h
                              ; POINT TO BLOCK B2.
      RPTK
            31
            *+
      SACL
                              ; STORE ZERO IN ALL 32 LOCATIONS.
*
      LRLK
             AR4,200h
                            ; POINT TO BLOCK B0.
      RPTK
            255
      SACL
             *+
                             ; ZERO ALL OF PAGES 4 AND 5.
*
                             ; POINT TO BLOCK B1.
            AR4,300h
      LRLK
      RPTK
             255
      SACL
             *+
                              ; ZERO ALL OF PAGES 6 AND 7.
*
*
  THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-DEPENDENT PART OF THE
*
  SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD NOW BE INITIALIZED.
*
```

EINT

\*

; ENABLE ALL INTERRUPTS.

Example 5–2. Processor Initialization (TMS320C25) .title 'PROCESSOR INITIALIZATION' .def RESET, INTO, INT1, INT2 .def TINT, RINT, XINT, USER .ref ISR0, ISR1, ISR2 .ref TIME, RCV, XMT, PROC \* PROCESSOR INITIALIZATION FOR THE TMS320C25. \* RESET AND INTERRUPT VECTOR SPECIFICATION. \* BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS. .sect "vectors" ; RS-BEGINS PROCESSING HERE. RESET B INIT INT0 В ISR0 INTO- BEGINS PROCESSING HERE. ; INT1 В ISR1 INT1- BEGINS PROCESSING HERE. ; ; INT2- BEGINS PROCESSING HERE. TNT2 в ISR2 .space (18h-(\$-RESET))\*16 ; TIMER INTERRUPT PROCESSING. TINT в TIME RCV RINT SERIAL PORT RECEIVE PROCESSING. в ; XINT XMT SERIAL PORT TRANSMIT PROCESSING. в ; PROC USER В ; TRAP VECTOR PROCESSING BEGINS. \* THE BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS EXECUTION TO BEGIN \* HERE FOR RESET PROCESSING THAT INITIALIZES THE PROCESSOR. WHEN RESET \* APPLIED, THE FOLLOWING CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER \* INTERNAL REGISTERS: \* \* ARP ov OVM 1 INTM DP \* ST0: XXX 0 Х 1 1 XXXXXXXXX TC SXM C HM XF TXM \* ARB CNF 11 FSM FO PM \* ST1: XXX 0 х 1 1 11 1 1 1 0 0 00 \* REGISTER ADDRESS DATA \* XXXX XXXX XXXX XXXX DRR 0000h XXXX XXXX XXXX XXXX \* DXR 0001h \* TIM 0002h 1111 1111 1111 1111 \* PRD 0003h 1111 1111 1111 1111 \* IMR 0004h 1111 1111 11XX XXXX GREG 0005h 1111 1111 0000 0000 INT1 TINT INT2 RESERVED XINT RINT INT0 \* MR: 111111111 X Х х х Х Х .text ; DISABLE OVERFLOW MODE. INIT ROVM LDPK 0 ; POINT DP REGISTER TO DATA PAGE 0. LARP 7 ; POINT TO AUXILIARY REGISTER 7. LOAD ACCUMULATOR WITH 3Fh. LACK 3Fh ; SACL 4 ENABLE ALL INTERRUPTS VIA IMR. :

INTERNAL DATA MEMORY INITIALIZATION.

J

TS

ZAC : ZERO THE ACCUMULATOR. LARK AR7,60h ; POINT TO BLOCK B2. RPTK 31 SACL \*+ ; STORE ZERO IN ALL 32 LOCATIONS. \* AR7,200h ; POINT TO BLOCK B0. LRLK RPTK 255 SACL \*+ ; ZERO ALL OF PAGES 4 AND 5. + AR7,300h ; POINT TO BLOCK B1. LRLK RPTK 255 SACL \*+ ; ZERO ALL OF PAGES 6 AND 7. + \* THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-DEPENDENT PART OF \* THE SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD NOW BE INITIALIZED. \* EINT ; ENABLE ALL INTERRUPTS. Example 5–3. Processor Initialization (TMS320C26) .title 'INIT26' .title 'TMS320C26 PROCESSOR INITIALIZATION' .width 100 .option × .def RESET, INTO, INT1, INT2 .def TINT, RINT, XINT, USER .ref ISR0, ISR1, ISR2 .ref TIME, RCV, XMT, PROC \* RESET AND INTERRUPT VECTOR SPECIFICATION: BRANCHES FOR EXTERNAL AND INTERNAL INTERRUPTS RESET B INIT ; RS-will begin processing here INT0 ISR0 ; INTO- PROCESSING B INT1 B ISR1 ; INT1- PROCESSING B ISR2 ; INT2- PROCESSING INT2 .space 16\*16 ; RESERVED TIME TINT B TIME ; TIMER INTERRUPT PROCESSING RINT B RCV ; SERIAL PORT RECEIVE PROCESSING ; SERIAL PORT TRANSMIT PROCESSING XINT B XMT USER B PROC ; TRAP VECTOR PROCESSING \* \* THE BRANCH INSTRUCTION AT LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE FOR RESET PROCESSING TO INITIALIZE THE PROCESSOR. WHEN RESET IS APPLIED, THE FOLLOWING \* CONDITIONS ARE ESTABLISHED FOR THE STATUS AND OTHER INTERNAL REGISTER. \* \*IN THIS EXAMPLE THE BRANCH INCLUDES THAT THE ARP IS SET TO 7. \*THE AUXILIARY REGISTIER POINTER IS NOT SET FROM RESET. \* ov ARP OVM 1 INTM DP \* ST0: 111 0 Х 1 1 XXXXXXXXX

*													
* ARE	B CNF0	тс	SXM	с	1	CNF1	HM	FSM	XF	FO	тхм	РМ	
* ST1			1	1	1	0	1	1	1	0	0	00	
*			-	-	-	•	-	-	-	· ·	v		
* RE	GISTER	A	DDRESS	5		DAT	ľA						
*	DRR	C	000h		XXXX	XXXX		XXXX					
*	DXR	C	001h		XXXX	XXXX	XXXX	XXXX					
*	TIM	C	002h		1111	1111	1111	1111					
*	PRD		003h			XXXX							
	IMR		004h			1111							
	GREG	C	005h		1111	1111	0000	0000					
*	DEGED					-			T.)				
*		ED XI		RINT	TIN		.'2 1		INTO				
1MR: 1	1111111	111 X		х	х	Х		Х	х				
Ŷ	def	TN	IT										
в0	.set	0200h			• r	ата м	EMORY	BLOCK	. в0				
B2	.set	0060H						BLOCK					
IMR	.set	4			•				GISTER				
	.TEXT												
INIT	ROVM				; E	ISABL	E OVE	RFLOW	MODE				
	LDPK	0							ORY PAG				
	LARP	7							Y REGIS				
	CONF	0							ERNAL F	AM			
								ATA ME					
	LACK	03FH			•				WITH IN	ITERRU	PT MAS	К	
*	SACL	IMR			; ±	NABLE	АГГ	INTERR	OPTS				
*	ΤΝΦΕΟΝ	AL DAT	7 MEM	ד עפר	אדייידאד	T 7 A TT T							
*	TNIERD		A MERI	JRI I	NTITH	TORIT	ON						
	.sect	"INIT	RAM"										
	ZAC				: 7	ERO T	HE AC	CUMULA	TOR				
	LARK	AR7,B	2		•			OCK B2				<b>`</b>	
	RPTK	31			•								
	SACL	*+			; S	TORE	ZERO	IN ALL	32 LOC	ATION	S		
*													
	LRLK	AR7,B						оск во					
		AR6,5						1 6 TI					
LOOP1:		255							B1 AND	в3			
	SACL	*+			; Z	ERO T	HE PA	GES: 4	-15				
	LARP	AR6		.7			c	MEC					
*	BANZ	LOOP1	, *, Ał	(/	; R	EPEAT	6 TI.	MES					
	ה מסטר ב		S TNT	יד בדיחי	750	ים קוחי	FMATN	TNC AD	ישע דראשי		יידמאיםסי	יייסגס יייז	OF THE
									ITIALIZ		PERDER	II PART	Or THE
		0111 ON-	11110		)	0.1001	- 11011			<i></i> .			

\*

EINT

; ENABLE ALL INTERRUPTS

#### 5.2 Program Control

To facilitate the use of the TMS320C2x in general-purpose high-speed processing, a variety of instructions are provided for software stack expansion, subroutine calls, timer operation, single-instruction loops, and external branch control. Descriptions and examples of how to use these features of the TMS320C2x are given in this section.

#### 5.2.1 Subroutines

The TMS320C2x has a 16-bit program counter (PC) and a four-level (TMS32020) or eight-level (TMS320C25) hardware stack for PC storage. The CALL and CALA subroutine calls store the current contents of the program counter on the top of the stack. The RET (return from subroutine) instruction then pops the top of the stack to the program counter.

Example 5–3 illustrates the use of a subroutine to determine the square root of a 16-bit number. Processing proceeds in the main routine to the point where the square root of a number should be taken. At this point a CALL is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the RET instruction when execution has completed.

#### Example 5–4. Subroutines

AUTOCORRELATION \*

THIS ROUTINE PERFORMS A CORRELATION OF TWO VECTORS AND THEN CALLS A SQUARE ROOT SUBROUTINE THAT WILL DETERMINE THE RMS AMPLITUDE OF THE WAVEFORM.

AUTOC

LAC ENERGY CALL SORT SACL ENERGY \* SOUARE ROOT \* THIS SUBROUTINE DETERMINES THE SQUARE ROOT OF A NUMBER X THAT IS LOCATED IN THE LOW HALF OF THE ACCUMULATOR WHEN THE ROUTINE IS CALLED. THE FRACTIONAL SQUARE \* ROOT OF XS TAKEN, WHERE 0 < X < 1 AND WHERE 1 IS REPRESENTED BY 7FFFh. THE \* RESULT IS RETURNED TO THE CALLING ROUTINE IN THE ACCUMULATOR. \* ST0 .set 60h .set 61h ST1 NUMBER .set 62h TEMPR .set 63h GUESS .set 64h

; SAVED STATUS REGISTER STO ADDRESS ; SAVED STATUS REGISTER ST1 ADDRESS ; NUMBER X WHOSE SQUARE ROOT IS TAKEN ; INTERMEDIATE ROOTS ; SQUARE ROOT OF X\*

\*

.text SQRT SST ST0 ; SAVE STATUS REGISTER ST0. SST1 ST1 ; SAVE STATUS REGISTER ST1. LDPK 0 ; LOAD DATA PAGE POINTER = 0. SSXM ; SET SIGN-EXTENSION MODE. SPM1 ; LEFT-SHIFT FR OUTPUT TO ACCUMULATOR. SACL NUMBER ; SAVE X. LARP AR1 ; INITIALIZE VARIABLES FOR SQUARE ROOT. LARK AR1,11 ; 12 ITERATIONS LALK 800h ; ASSUME X IS LESS THAN 200h. SACL GUESS ; SET INITIAL GUESS TO 800h. SACL GUESS ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT 'S NOT, SKIP ROOT UPDATE. ZALH NUMBER ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS, 15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0. RET		.text			
<pre>SSAM SSAM SSAM SSAM SSAM SSAM SSAM SSAM</pre>	SQRT		ST0	;	SAVE STATUS REGISTER STO.
<pre>SSAM SET SIGN=EATENSION HODE. SPAIN SPAIN SPAIN SACL NUMBER LARP ARI I INITIALIZE VARIABLES FOR SQUARE ROOT. LARP ARI,11 I IIITIALIZE VARIABLES FOR SQUARE ROOT. LARP ARI,11 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</pre>		SST1	ST1	;	SAVE STATUS REGISTER ST1.
<pre>SSAM SSAM SSAM SSAM SSAM SSAM SSAM SSAM</pre>		LDPK	0	;	LOAD DATA PAGE POINTER = 0.
LARK AR1,11 ; 12 ITERATIONS SQUARE ROOT. LARK AR1,11 ; 12 ITERATIONS LALK 800h ; ASSUME X IS LESS THAN 200h. SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS, 3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT UPDATE. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT 'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SSXM			
LARK AR1,11 ; 12 ITERATIONS SQUARE ROOT. LARK AR1,11 ; 12 ITERATIONS LALK 800h ; ASSUME X IS LESS THAN 200h. SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS, 3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT LOOP * SQUARE ROOT UPDATE. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT 'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SPM 1		;	LEFT-SHIFT PR OUTPUT TO ACCUMULATOR.
LARK AR1,11 ; 12 ITERATIONS LARK AR1,11 ; 12 ITERATIONS LALK 800h ; ASSUME X IS LESS THAN 200h. SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS, 3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LSTI ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SACL	NUMBER	;	SAVE X.
<pre>SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLX 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARX AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LAC ROOT ; LOAD THE ROOT OF X. LAST ISTI ; RESTORE STATUS REGISTER STI. LST STO ; RESTORE STATUS REGISTER STO.</pre>			AR1	;	INITIALIZE VARIABLES FOR SOUARE ROOT.
<pre>SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLX 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARX AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LAC ROOT ; LOAD THE ROOT OF X. LAST ISTI ; RESTORE STATUS REGISTER STI. LST STO ; RESTORE STATUS REGISTER STO.</pre>		LARK	AR1,11	;	12 ITERATIONS
SACL GUESS ; SET INITIAL GUESS TO 800h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLX 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARX AR1,14 ; 15 ITERATIONS * SQUARE ROOT LOOP * SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LAC ROOT ; LOAD THE ROOT OF X. LAST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.			800h	;	ASSUME X IS LESS THAN 200h.
SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 800h. SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LAST STO ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SACL	GUESS	;	SET INITIAL GUESS TO 800h.
SACH ROOT ; SET SQUARE ROOT VALUE TO 0. LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SACL	TEMPR	;	SET FIRST INTERMEDIATE ROOT TO 800h.
LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK 200h ; TEST IF X IS LESS THAN 200h. BLZ SQRTLP ; IF YES, TAKE THE ROOT; LAC GUESS, 3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST ST0 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		SACH	ROOT		
SBLK200h; TEST IF X IS LESS THAN 200h.BLZSQRTLP; IF YES, TAKE THE ROOT;LACGUESS,3; IF NO, THEN REINITIALIZE.SACLGUESS; SET INITIAL GUESS TO 4000h.SACLTEMPR; SET FIRST INTERMEDIATE ROOT TO 4000h.LARKAR1,14; 15 ITERATIONS*SQUARE ROOT LOOP*SQUARE ROOT LOOP*SQUARE ROOT LOOP*SQUARE ROOT LOOP*SQUARE TEMPRSQRTLP SQRA TEMPR; SQUARE TEMPORARY (INTERMEDIATE) ROOT.ZALH NUMBER; CHECK IF RESULT IS LESS THAN X.SPACSPACBLZNEXTLPZALH TEMPR; IF IT'S NOT, SKIP ROOT UPDATE.ZALH TEMPR; IF IT IS, SET ROOT EQUAL TEMPR.SACH ROOT; SCALE DOWN GUESS BY 2 TO CONVERGE.SACH GUESS; ADD CURRENT ROOT ESTIMATE.ADDH ROOT; ADD CURRENT ROOT ESTIMATE.BANZ SQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LAC ROOT; LOAD THE ROOT OF X.LST1 ST1; RESTORE STATUS REGISTER ST1.LST ST0; RESTORE STATUS REGISTER ST0.		LAC			
BLZSQRTLP; IF YES, TAKE THE ROOT;LACGUESS,3; IF NO, THEN REINITIALIZE.SACLGUESS; SET INITIAL GUESS TO 4000h.SACLTEMPR; SET FIRST INTERMEDIATE ROOT TO 4000h.LARXAR1,14; 15 ITERATIONS*SQUARE ROOT LOOP**SQRTLP SQRATEMPR; SQUARE TEMPORARY (INTERMEDIATE) ROOT.ZALHNUMBER; CHECK IF RESULT IS LESS THAN X.SPAC*BLZNEXTLP; IF IT'S NOT, SKIP ROOT UPDATE.ZALHTEMPR; IF IT IS, SET ROOT EQUAL TEMPR.SACH ROOT*NEXTLP LACGUESS,15; SCALE DOWN GUESS BY 2 TO CONVERGE.SACH GUESS*ADDH ROOT; ADD CURRENT ROOT ESTIMATE.SACH TEMPR; UPDATE TEMPORARY ROOT VALUE.BANZSQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LACROOT; LOAD THE ROOT OF X.LST1ST0; RESTORE STATUS REGISTER ST1.LSTST0; RESTORE STATUS REGISTER ST0.					
LAC GUESS,3 ; IF NO, THEN REINITIALIZE. SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * * * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		BLZ			
SACL GUESS ; SET INITIAL GUESS TO 4000h. SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * * * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.		LAC	GUESS.3	;	IF NO, THEN REINITIALIZE.
SACL TEMPR ; SET FIRST INTERMEDIATE ROOT TO 4000h. LARK AR1,14 ; 15 ITERATIONS * * * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT ; IF IT IS, SET ROOT EQUAL TEMPR. SACH GUESS ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.				;	SET INITIAL GUESS TO 4000h.
LARK AR1,14 ; 15 ITERATIONS * * * SQUARE ROOT LOOP * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.			TEMPR	;	SET FIRST INTERMEDIATE ROOT TO 4000h.
<ul> <li>* SQUARE ROOT LOOP</li> <li>*</li> <li>SQRTLP SQRA TEMPR         <ul> <li>SQLARE TEMPORARY (INTERMEDIATE) ROOT.</li> <li>ZALH NUMBER</li> <li>CHECK IF RESULT IS LESS THAN X.</li> <li>SPAC</li> <li>BLZ NEXTLP</li> <li>IF IT'S NOT, SKIP ROOT UPDATE.</li> <li>ZALH TEMPR</li> <li>IF IT IS, SET ROOT EQUAL TEMPR.</li> <li>SACH ROOT</li> </ul> </li> <li>NEXTLP LAC GUESS,15</li> <li>SCALE DOWN GUESS BY 2 TO CONVERGE.</li> <li>SACH GUESS</li> <li>ADDH ROOT</li> <li>ADD CURRENT ROOT ESTIMATE.</li> <li>SACH TEMPR</li> <li>UPDATE TEMPORARY ROOT VALUE.</li> <li>BANZ SQRTLP</li> <li>REPEAT SPECIFIED NO. OF ITERATIONS.</li> <li>LAC ROOT</li> <li>LOAD THE ROOT OF X.</li> <li>LST1 ST1</li> <li>RESTORE STATUS REGISTER ST1.</li> <li>LST ST0</li> </ul>					
* * SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.	*		•	•	
* SQRTLP SQRA TEMPR SQRA TEMPR SQUARE TEMPORARY (INTERMEDIATE) ROOT. SALH NUMBER SPAC BLZ NEXTLP SIF CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP SACH TEMPR SACH ROOT NEXTLP LAC GUESS,15 SACH GUESS ADDH ROOT SACH TEMPR SACH TEMP	*	SOUARE	ROOT LOOP		
ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.	*	~ ~			
ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ZALH TEMPR ; IF IT IS, SET ROOT EQUAL TEMPR. SACH ROOT NEXTLP LAC GUESS,15 ; SCALE DOWN GUESS BY 2 TO CONVERGE. SACH GUESS ADDH ROOT ; ADD CURRENT ROOT ESTIMATE. SACH TEMPR ; UPDATE TEMPORARY ROOT VALUE. BANZ SQRTLP ; REPEAT SPECIFIED NO. OF ITERATIONS. LAC ROOT ; LOAD THE ROOT OF X. LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.	SORTL	P SORA	TEMPR	;	SOUARE TEMPORARY (INTERMEDIATE) ROOT.
BLZNEXTLP; IF IT'S NOT, SKIP ROOT UPDATE.ZALHTEMPR; IF IT IS, SET ROOT EQUAL TEMPR.SACHROOT;NEXTLP LACGUESS,15; SCALE DOWN GUESS BY 2 TO CONVERGE.SACHGUESS;ADDHROOT; ADD CURRENT ROOT ESTIMATE.SACHTEMPR; UPDATE TEMPORARY ROOT VALUE.BANZSQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LACROOT; LOAD THE ROOT OF X.LST1ST1; RESTORE STATUS REGISTER ST1.LSTST0; RESTORE STATUS REGISTER ST0.	~	ZALH			
ZALHTEMPR; IF IT IS, SET ROOT EQUAL TEMPR.SACHROOT;NEXTLP LACGUESS,15;SACHGUESSADDHROOT;ADDHROOT;ADDCURRENT ROOT ESTIMATE.SACHTEMPR;UPDATETEMPORARY ROOT VALUE.BANZSQRTLP;LACROOT;LOADTHE ROOT OF X.LST1ST1;RESTORESTATUS REGISTER ST1.LSTST0;RESTORESTATUS REGISTER ST0.		SPAC		•	
ZALHTEMPR; IF IT IS, SET ROOT EQUAL TEMPR.SACHROOT;NEXTLP LACGUESS,15;SACHGUESSADDHROOT;ADDHROOT;ADDCURRENT ROOT ESTIMATE.SACHTEMPR;UPDATETEMPORARY ROOT VALUE.BANZSQRTLP;LACROOT;LOADTHE ROOT OF X.LST1ST1;RESTORESTATUS REGISTER ST1.LSTST0;RESTORESTATUS REGISTER ST0.		BLZ	NEXTLP	;	IF IT'S NOT, SKIP ROOT UPDATE.
NEXTLP LACGUESS,15; SCALE DOWN GUESS BY 2 TO CONVERGE.SACHGUESS-ADDHROOT; ADD CURRENT ROOT ESTIMATE.SACHTEMPR; UPDATE TEMPORARY ROOT VALUE.BANZSQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LACROOT; LOAD THE ROOT OF X.LST1ST1; RESTORE STATUS REGISTER ST1.LSTST0; RESTORE STATUS REGISTER ST0.		ZALH	TEMPR	;	IF IT IS, SET ROOT EQUAL TEMPR.
SACHGUESSADDHROOT; ADDSACHTEMPR; UPDATEBANZSQRTLP; REPEATLACROOT; LOADLST1ST1; RESTORELSTST0; RESTORE				•	, 2
SACHGUESSADDHROOT; ADDSACHTEMPR; UPDATEBANZSQRTLP; REPEATLACROOT; LOADLST1ST1; RESTORELSTST0; RESTORE	NEXTL	P LAC	GUESS,15	;	SCALE DOWN GUESS BY 2 TO CONVERGE.
SACH TEMPR; UPDATE TEMPORARY ROOT VALUE.BANZ SQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LAC ROOT; LOAD THE ROOT OF X.LST1 ST1; RESTORE STATUS REGISTER ST1.LST ST0; RESTORE STATUS REGISTER ST0.		SACH	GUESS	·	
BANZ SQRTLP; REPEAT SPECIFIED NO. OF ITERATIONS.LAC ROOT; LOAD THE ROOT OF X.LST1 ST1; RESTORE STATUS REGISTER ST1.LST ST0; RESTORE STATUS REGISTER ST0.		ADDH	ROOT	;	ADD CURRENT ROOT ESTIMATE.
LACROOT; LOAD THE ROOT OF X.LST1ST1; RESTORE STATUS REGISTER ST1.LSTST0; RESTORE STATUS REGISTER ST0.				;	UPDATE TEMPORARY ROOT VALUE.
LACROOT; LOAD THE ROOT OF X.LST1ST1; RESTORE STATUS REGISTER ST1.LSTST0; RESTORE STATUS REGISTER ST0.		BANZ	SQRTLP		
LST1 ST1 ; RESTORE STATUS REGISTER ST1. LST ST0 ; RESTORE STATUS REGISTER ST0.					
LST STO ; RESTORE STATUS REGISTER STO.		LST1	ST1		
				•	
		RET		•	

The hardware stack is allocated for use in interrupts, subroutine calls, pipelined instructions, and the emulator (XDS). The TMS320C2x disables all interrupts when it takes an interrupt trap. If interrupts are enabled more than one instruction before the return of the interrupt service routine, the routine can also be interrupted, thus using another level of the hardware stack. This condition should be considered when managing the use of the stack. When nesting subroutine calls, each call uses a level of the stack. The number of levels used by the interrupt must be remembered as well as the depth of the nesting of subroutines. One level of the stack is reserved for the XDS to be used for breakpoint/ single-step operations. If the XDS is not used, this extra level is available for internal use. Given these constraints, the following listings describe possible allocations of the hardware stack levels:

#### TMS32020:

- 1 level reserved for XDS stack
- 1 level reserved for TRAP (software interrupt) instruction
- 1 level reserved for interrupt service routines (ISR)
- 1 level available for subroutine calls.

#### TMS320C25:

- 1 level reserved for XDS stack
- 1 level reserved for TRAP instruction
- 1 level reserved for ISR
- 5 levels available for subroutine calls.

or:

- 1 level reserved for XDS stack
- 1 level reserved for TRAP instruction
- 2 levels reserved for ISR
- 4 levels available for subroutine calls.

When two levels are allocated for ISRs on the TMS320C25, the individual ISRs can utilize one level of subroutine calls or one level of interrupt nesting.

#### 5.2.2 Software Stack

Provisions have been made on the TMS320C2x for extending the hardware stack into data memory. This is useful for deep subroutine nesting or stack overflow protection.

Use the PUSH and POP instructions to access the hardware stack via the accumulator. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from data memory.

A software stack can be implemented by using the POPD instruction at the beginning of each subroutine in order to save the PC in data memory. Then before returning from a subroutine, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has three (TMS32020) or seven (TMS320C25) values stored on it and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as shown in Example 5–4. In this example, the main program stores the stack starting location in memory in AR2 and indicates to the subroutine whether to push data from memory onto the stack or pop data from the stack to memory. If a zero is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If a one is loaded into the accumulator, the subroutine pops data from the stack to memory. Because the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC (branch to address specified by accumulator) instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 5–4 uses the BANZ (branch on auxiliary register not zero) instruction to control all of its loops.

#### Example 5–5. Software Stack Expansion

\* THIS ROUTINE EXPANDS THE STACK WHILE LETTING THE MAIN PROGRAM DETERMINE WHERE \* TO STORE THE STACK CONTENTS OR FROM WHERE TO RECOVER THEM.

STACK	LARP	2	;	USE AR2.
	BNZ	PO	;	IF POPD IS NEEDED, GO TO PO.
	POP		;	ELSE, SAVE PROGRAM COUNTER.
	RPTK	6	;	LOAD REPEAT COUNTER,
	PSHD	*+	;	PUT MEMORY IN STACK.
	BACC		;	RETURN TO MAIN PROGRAM.
PO	POP		;	SAVE PROGRAM COUNTER.
	MAR	*	;	ALIGN STACK POINTER.
	RPTK	6	;	LOAD REPEAT COUNTER.
	POPD	*	;	PUT STACK IN MEMORY.
	MAR	*+	;	REALIGN STACK POINTER.
	BACC		;	RETURN TO MAIN PROGRAM.

#### 5.2.3 Timer Operation

The TMS320C2x provides a 16-bit on-chip timer and its associated interrupt to perform various functions at regular time intervals. The timer is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25 and counts (PRD + 1) cycles of CLKOUT1. The timer is clocked by CLKOUT1/4 on the TMS32020 and counts ( $4 \times PRD$ ) cycles of CLKOUT1. By programming the period (PRD) register from 1 to 65,535 (0FFFFh), a timer interrupt (TINT) can be generated every 2 to 65,536 cycles on the TMS320C25. Note that a TINT can be generated every 4 to 262,140 cycles on the TMS32020. (A period register value of zero is not allowed.)

Two memory-mapped registers operate the timer. The timer (TIM) register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. When the TIM register decrements to zero, a timer interrupt (TINT) is generated. In the following cycle, the contents of the PRD register are loaded into the TIM register. In this way, a TINT is generated every (PRD + 1) cycles of CLKOUT1 on the TMS320C25 or (4  $\times$  PRD) cycles of CLKOUT1 on the TMS32020.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the PRD register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins

decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

The TIM register is set to the maximum value on reset (OFFFFh) for both the TMS32020 and TMS320C25. The PRD register is also initialized by reset on the TMS320C25 to 0FFFFh. The TMS32020 requires a software initialization of the PRD register (see Example 5–1). The TIM register begins decrementing only after  $\overline{RS}$  is deasserted. If the timer is not used, TINT should be masked. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers should be programmed before unmasking the TINT.

Example 5–6 and Example 5–7 show the assembly code that implements the use of the timer to divide down the CLKOUT1 signal. To generate a 9600-Hz clock signal, the PRD register should be loaded with 520. In the timer interrupt service routine, the XF line is toggled. The XF output is used also as an input for BIO in this example. The output of XF will provide a 50-percent duty cycle clock signal as long as the main routine or other interrupt routines do not disable interrupts. Interrupts may be disabled by direct or implied use of DINT or by executing instructions in the repeat mode. The value for the PRD register is calculated as follows:

#### TMS32020:

 $CLKOUT1/(4 \times PRD) = 2 \times frequency of signal$  $5 \text{ MHz}/(4 \times 65) = 2 \times 9600 \text{ Hz}$  (= 9615 Hz for divided signal)

#### TMS320C25:

 $CLKOUT1/(PRD + 1) = 2 \times frequency of signal$  $10 \text{ MHz}/(520 + 1) = 2 \times 9600 \text{ Hz}$  (= 9597 Hz for divided signal)

RETURN TO INTERRUPTED CODE.

#### Example 5–6. Clock Divider Using Timer (TMS32020)

SETUP FOR INTERRUPT SERVICE ROUTINE.

	LACK OR SACL	65 DMA3 8 DMA4 DMA4	;;	LOAD THE PERIOD REGISTER.
	EINT		1	ENABLE INTERRUPTS.
	•			
	•			
	•			
* I/C	SERVIC	CE ROUTINE.		
*				
TIME	BIOZ	SET1	;	CHECK THE CURRENT XF STATE.
	RXF		;	XF WAS HIGH; SET IT LOW.
	EINT		;	ENABLE INTERRUPTS.
	RET		;	RETURN TO INTERRUPTED CODE.
SET1	SXF		;	XF WAS LOW; SET IT HIGH.
	EINT		;	ENABLE INTERRUPTS.

EINT RET

Example 5–7. Clock Divider Using Timer (TMS320C25)

\* SETUP FOR INTERRUPT SERVICE ROUTINE.

	LALK SACL LACK OR SACL EINT	520 DMA3 8 DMA4 DMA4		;	LOAD THE PERIOD REGISTER. ENABLE THE TIMER INTERRUPT. ENABLE INTERRUPTS.
	•				
	•				
	• ,				
*	I/O	SERVICE	ROUTINE.		
*					
TIME	BIOZ	SET1		;	CHECK THE CURRENT XF STATE.
	RXF				XF WAS HIGH; SET IT LOW.
	EINT				ENABLE INTERRUPTS.
	RET				RETURN TO INTERRUPTED CODE.
SET1					XF WAS LOW; SET IT HIGH.
0011				1	
	EINT			;	ENABLE INTERRUPTS.
	RET			;	RETURN TO INTERRUPTED CODE.

#### 5.2.4 Single-Instruction Loops

When programming time-critical high-computational tasks, it is often necessary to repeat the same operation many times. For these cases, repeat instructions that allow the execution of the next single instruction N+1 times are provided. N is defined by an eight-bit repeat counter (RPTC), which is loaded by the RPT or RPTK instructions. The instruction immediately following is then executed, and the RPTC is decremented until it reaches zero.

When using the repeat feature, the instruction being repeated is fetched only once. As a result, many multicycle instructions become single-cycle when repeated. This is especially useful for I/O instructions, such as TBLR/TBLW, IN/OUT, or BLKD/BLKP.

Since the instruction is fetched and internally latched, the program bus can be used to fetch or write a second operand in parallel to operations using the data bus. With the instruction latched for repeated execution, the program counter can be loaded with a data address and incremented on succeeding executions to fetch data in successive memory locations. As an example, the MAC instruction fetches the multiplicand from program memory via the program bus. Simultaneously with the program bus fetch, the second multiplicand is fetched from data memory via the data bus. In addition to these data fetches, preparation is made for accesses in the following cycles by incrementing the program counter and by indexing the auxiliary register. TBLR is another example of an instruction that benefits from simultaneous transfers of data on both the program overhead of reading the instruction from program memory. When repeated, the program overhead of reading the rest of the executions to operate in a single cycle.

Programs, such as those implementing digital filters, require loops that execute in a minimum amount of time. Example 5–8 shows the use of the RPT or RPTK instructions.

Example 5–8. Instruction Repeating

* * *			T INSTRUCTION TO SET UP THE LOOP COUNTER IN ONE CYCLE. MPLEMENTED IN THIS ROUTINE:
* * * * *	$\frac{\sum_{i=1}^{N} X(I)}{I = 1}$	xY(I)	
* * *	THE Y VA		T THE X VALUES ARE LOCATED IN ON-CHIP RAM BLOCK B0, AND . WHEN REPLACING RPT NUM WITH RPTK 9, THE PROGRAM WILL
SE	RIES LARP CNFP LACK SACL LRLK MPYK ZAC RPT MAC APAC	9 NUM AR4,300h	<pre>; CONFIG BLOCK B0 AS PROGRAM MEMORY. ; SET COUNTER TO 9. ; (NUM) = 9. ; POINT AT BEGINNING OF DATA. ; CLEAR P REGISTER. ; CLEAR ACCUMULATOR. ; EXECUTE NEXT INSTRUCTION 10 TIMES. ; MULTIPLY-ACCUMULATE; INCREMENT AR4.</pre>

; RETURN TO MAIN PROGRAM.

#### 5.2.5 Computed GOTOs

RET

Processing may be executed in a time- and process-dependent or selected way. Following a specific time or data processing path may then result in selecting one of several processing options.

A simple computed GOTO can be programmed in the TMS320C2x by using the CALA instruction. This instruction uses the contents of the accumulator as the direct address of the call. Thus, the call address can be computed in the ALU, as shown in Example 5–9.

#### Example 5–9. Computed GOTO

- \* TASK CONTROLLER
- \* THIS MAIN TASK ROUTINE CONTROLS THE ORDER OF EXECUTION AND SCHEDULING OF TASKS. \* WHEN AN INTERRUPT OCCURS, THE INTERRUPT SERVICE ROUTINE IS EXECUTED TO PROCESS \* THE INPUT AND OUTPUT DATA SAMPLES. AFTER THE INTERRUPT SERVICE ROUTINE HAS \* COMPLETED, THE PROCESSOR BEGINS EXECUTION WITH THE INSTRUCTION FOLLOWING THE \* IDLE INSTRUCTION. THIS ROUTINE SELECTS THE TASK APPROPRIATE FOR THE CURRENT \* SAMPLE CYCLE, CALLS THE TASK AS A SUBROUTINE, AND BRANCHES BACK TO THE IDLE TO \* WAIT FOR THE NEXT SAMPLE INTERRUPT WHEN THE SCHEDULED TASK HAS COMPLETED \* EXECUTION. WAIT IDLE ; WAIT FOR SAMPLE INTERRUPT. LAC SAMPLE ; FETCH SAMPLE COUNT VALUE.

SUB BGEZ LACK OVRSAM SACL ADLK TBLR LAC CALA B	ONE OVRSAM 15 SAMPLE TSKSEQ TEMP TEMP WAIT	;;;;;;;;;	DECREMENT THE SAMPLE COUNT. TEST FOR END OF BAUD INTERVAL. INIT COUNT FOR NEW BAUD INTERVAL. SAVE NEW COUNT VALUE. ADD TASK TABLE BASE ADDRESS. READ SUBROUTINE TASK ADDRESS. LOAD ACCUMULATOR FOR TASK CALL. EXECUTE APPROPRIATE TASK.
TSKSEQ			
.word		;	15 — UNUSED CYCLE
.word	DUMMY	;	14 - UNUSED CYCLE
.word	DUMMY	;	13 - UNUSED CYCLE
.word	DUMMY	;	12 — UNUSED CYCLE
.word	BDCLK2	;	11 - COMPUTE ENERGY E(11)
.word	DUMMY	;	10 - UNUSED CYCLE
.word	OUT	;	9 - COMMUNICATE WITH U-CONTROLLER
.word	DECODE	;	8 - DECODE/GET SCRAMBLED DIBIT
.word	DEMODB	;	7 — DEMODULATE IN MIDDLE OF BAUD
.word	DUMMY	;	6 — UNUSED CYCLE
.word	AGCUPT	;	5 — UPDATE AGC EVERY 3RD BAUD
.word	DUMMY	;	4 — UNUSED CYCLE
.word	BDCLK1	;	3 - COMPUTE ENERGY E(3)
.word	DUMMY	;	2 – UNUSED CYCLE
.word	DUMMY	;	1 — UNUSED CYCLE
.word	DUMMY	;	0 — UNUSED CYCLE

.

# 5.3 Interrupt Service Routine

Interrupts on the TMS320C2x are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the interrupt flag register (IFR). If the corresponding bit in the interrupt mask register (IMR) is set and interrupts are enabled (INTM=0), then interrupt processing begins.

When the interrupt vector is loaded into the program counter, interrupts are disabled (INTM=1) and a branch is made to the appropriate routine via the branch instruction stored at the associated vector location. Since all interrupts are disabled, interrupt processing may proceed without further interruption unless the interrupt service routine (ISR) re-enables interrupts.

Unless the interrupt service routines are simple I/O handlers, the processing in each ISR generally must assure that the processor context is preserved during execution. The context must be saved before the routine executes and must be restored when the routine is finished. A common routine or routines individualized for each interrupt may be used to secure the context of the processor during interrupt processing. Context switching is also useful for subroutine calls, especially when extensive use is made of the stack or auxiliary registers. Code examples of context switching and an interrupt service routine are provided in this section.

## 5.3.1 Context Switching

Context switching, commonly required when processing a subroutine call or interrupt, may be quite extensive or simple, depending on the system requirements. On the TMS320C2x, the program counter is stored automatically on the hardware stack. If there is any important information in the other TMS320C2x registers, such as the status or auxiliary registers, these must be saved by software command. A stack in data memory, identified by an auxiliary register, is useful for storing the machine state when processing interrupts.

Example 5–10 and Example 5–11 show how to save and restore the state of the TMS32020. Auxiliary register 4 (AR4) in both examples is the stack pointer. As the stack grows, it expands into lower memory addresses. The status registers (ST0 and ST1), accumulator (ACCH and ACCL), product register (PR), temporary register (TR), all four levels of the hardware stack, and the auxiliary registers (AR0 through AR4) are saved.

Example 5–10. Context Save (TMS32020) .title 'CONTEXT SAVE' .def SAVE \* \* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT. \* \* ASSUME AR4 IS THE STACK POINTER AND AR4 = 128. \* SAVE LARP ; (ARP)  $\rightarrow$  ARB, 4  $\rightarrow$  ARP, AR4 = 1284 MAR \*-AR4 = 127; \* SAVE THE STATUS REGISTERS. AR4 = 126SST1 \*--; ST1  $\rightarrow$  (127), SST \*\_\_ ; STO  $\rightarrow$  (126), AR4 = 125SAVE THE ACCUMULATOR. SACH \*-; ACCH  $\rightarrow$  (125), AR4 = 124AR4 = 123SACL \*----; ACCL  $\rightarrow$  (124), \* SAVE THE P REGISTER. SPM 0 ; NO SHIFT ON PR OUTPUT PAC ; PRH  $\rightarrow$  (123), SACH \*---AR4 = 122\*----AR4 = 121SACL ; PRL → (122), \* SAVE THE T REGISTER. MPYK 1h PAC \*\_\_ SACL ; TR  $\rightarrow$  (121), AR4 = 120\* SAVE ALL FOUR LEVELS OF THE HARDWARE STACK. RPTK 3 POPD \*---; TOS  $(4) \rightarrow (120)$ , AR4 = 119AR4 = 118; STACK(3)  $\rightarrow$  (119), ; STACK(2)  $\rightarrow$  (118), AR4 = 117; BOS (1)  $\rightarrow$  (117), AR4 = 116SAVE AUXILIARY REGISTERS ARO THROUGH AR3. AR4 = 115SAR ARO,  $\star$ - ; ARO  $\rightarrow$  (116), ; AR1  $\rightarrow$  (115), ; AR2  $\rightarrow$  (114), ; AR3  $\rightarrow$  (113), SAR AR1,\*-AR4 = 114SAR AR2,\*-AR4 = 113SAR AR3,\*-AR4 = 112

\* SAVE IS COMPLETE.

Exam	ole 5-11. Context Restore (TM .title 'CONTEXT RESTOR .def RESTOR			
*				
* CON *	TEXT RESTORE AT THE END	OFAS	UBROUTINE OR INTERRUPT.	
* ASS	SUME AR4 IS THE STACK PO	INTER A	AR4 = 112.	
	DR LARP 4 R *+	;	$(ARP) \rightarrow ARB, 4 \rightarrow ARP$ AR4 = 113	AR4 = 112
* RE LA LA LA LA	STORE AUXILIARY REGISTER R AR3,*+ R AR2,*+ R AR1,*+ R AR0,*+ CORE ALL FOUR LEVELS OF 1			AR4 = 114 AR4 = 115 AR4 = 116 AR4 = 117
PS	TK 3 HD *+	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	$(117) \rightarrow BOS (1),$ $(118) \rightarrow STACK (2),$ $(119) \rightarrow STACK (3),$ $(120) \rightarrow TOS (4),$	AR4 = 118 AR4 = 119 AR4 = 120 AR4 = 121
* тн	E LOWER 16 BITS OF THE	P REGI	DWARE STACK FOR THE RET IN STER MUST BE LOADED VIA THE THE VALUE TO BE LOADED IN '	T REGISTER AND THAT
MA LT MP	TORE THE LOW P REGISTER R *+ *- YK lh	;;	$\begin{array}{l} \text{AR4} = 122 \\ (122) \rightarrow \text{TR}, \\ (\text{TR}) \rightarrow \text{PRL}, \end{array}$	AR4 = 121 AR4 = 121
LT	STORE THE T REGISTER. *+ R *+		$\begin{array}{l} (121) \rightarrow \mathrm{TR}, \\ \mathrm{AR4} = 123 \end{array}$	AR4 = 122
	STORE THE HIGH P REGISTE H *+		$(123) \rightarrow PRH,$	AR4 = 124
* RE ZA	STORE THE ACCUMULATOR. LS *+ DH *+		$(124) \rightarrow ACCL,$ $(125) \rightarrow ACCH,$	AR4 = 125 AR4 = 126
LS	STORE THE STATUS REGISTH T *+ T1 *	;	$(126) \rightarrow \text{STO},$ $(127) \rightarrow \text{ST1},$	AR4 = 127 AR4 = 128
	STORE IS COMPLETE. NT T	;;	ENABLE INTERRUPTS. RETURN TO INTERRUPTS OR CALLING ROUTINE.	
	the TMS3 er. As the registers ( (PR), tem	20C25. A stack gr (ST0 and porary re	d Example 5–13 show how to sav Auxiliary register 7 (AR7) in both ex ows, it expands into lower memo d ST1), accumulator (ACCH and egister (TR), all eight levels of the (AR0 through AR6) are saved.	camples is the stack point- ry addresses. The status ACCL), product register

The routines in Example 5–12 and Example 5–13 are protected against interrupts, allowing context switches to be nested. This is accomplished by the use of the MAR\*– and MAR\*+ instructions at the beginning of the context save and context restore routines, respectively. Note that the last instruction of the context save decrements AR7, while the context restore is completed with an additional increment of AR7. This prevents the loss of data if a context save or restore routine is interrupted.

```
Example 5–12. Context Save (TMS320C25)
        .title 'CONTEXT SAVE'
        .def SAVE
* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT.
* ASSUME AR7 IS THE STACK POINTER AND AR7 = 128.
SAVE LARP
               AR7
                                      ; (ARP) \rightarrow ARB, 7 \rightarrow ARP,
                                                                                  AR7 = 128
      MAR
               *___
                                                                                  AR7 = 127
                                      ;
*
  SAVE THE STATUS REGISTERS.
               *---
                                      ; ST1 \rightarrow (127),
      SST1
                                                                                 AR7 = 126
               *__
      SST
                                      ; STO \rightarrow (126),
                                                                                  AR7 = 125
*
*
  SAVE THE ACCUMULATOR.
               *__
      SACH
                                      ; ACCH \rightarrow (125),
                                                                                 AR7 = 124
      SACL
               *---
                                      ; ACCL \rightarrow (124),
                                                                                  AR7 = 123
  SAVE THE P REGISTER.
      SPM
               0
                                      ; NO SHIFT ON PR OUTPUT
      SPH
               *__
                                      ; PRH \rightarrow (123),
                                                                                  AR7 = 122
      SPL
               *....
                                      ; PRL \rightarrow (122),
                                                                                  AR7 = 121
  SAVE THE T REGISTER.
      MPYK
              1
                                      ; PR = TR
               *_.
                                      ; TR \rightarrow (121),
      SPL
                                                                                  AR7 = 120
*
  SAVE ALL EIGHT LEVELS OF THE HARDWARE STACK.
      RPTK
              7
      POPD
               *---
                                      ; TOS (8) \rightarrow (120),
                                                                                  AR7 = 119
*
                                                                                  AR7 = 118
                                      ; STACK(7) \rightarrow (119),
*
                                      ; STACK(6) \rightarrow (118),
                                                                                  AR7 = 117
*
                                      ; STACK(5) \rightarrow (117),
                                                                                  AR7 = 116
*
                                      ; STACK(4) \rightarrow (116),
                                                                                  AR7 = 115
*
                                      ; STACK(3) \rightarrow (115),
                                                                                  AR7 = 114
*
                                      ; STACK(2) \rightarrow (114),
                                                                                  AR7 = 113
*
                                      ; BOS (1) \rightarrow (113),
                                                                                  AR7 = 112
*
  SAVE AUXILIARY REGISTERS ARO THROUGH AR6.
              AR0,*-
      SAR
                                      ; AR0 \rightarrow (112),
                                                                                  AR7 = 111
                                                                                  AR7 = 110
              AR1,*-
                                     ; AR1 \rightarrow (111),
      SAR
              AR2,*—
                                     ; AR2 \rightarrow (110),
                                                                                  AR7 = 109
      SAR
              AR3,*--
                                    ; AR3 \rightarrow (109),
                                                                                 AR7 = 108
      SAR
              AR4,*—
AR5,*—
                                    ; AR4 \rightarrow (108),
                                                                                 AR7 = 107
      SAR
                                    ; AR5 \rightarrow (107),
      SAR
                                                                                 AR7 = 106
      SAR
              AR6,*-
                                     ; AR6 \rightarrow (106),
                                                                                  AR7 = 105
```

\*

<sup>\*</sup> SAVE IS COMPLETE.

Example 5–13. Context Restore (TMS320C25) .title 'CONTEXT RESTORE' .def RESTOR \* CONTEXT RESTORE AT THE END OF A SUBROUTINE OR INTERRUPT. \* ASSUME AR7 IS THE STACK POINTER AND AR7 = 105. RESTOR LARP AR7 ; (ARP),  $\rightarrow$  ARB, 7  $\rightarrow$  ARP, AR7 = 105 MAR \*+ AR7 = 106; AR7 = 107 AR7 = 108 AR7 = 109 AR7 = 110 AR7 = 111 AR7 = 111 \* RESTORE AUXILIARY REGISTERS ARO THROUGH ARG. LAR AR6,\*+ ; (106)  $\rightarrow$  AR6, LAR AR5,\*+ ; (107)  $\rightarrow$  AR5, LAR AR5,\*+ ; (107)  $\rightarrow$  AR5, LAR AR4,\*+ ; (108)  $\rightarrow$  AR4, LAR AR3,\*+ ; (109)  $\rightarrow$  AR3, LAR AR2,\*+ ; (110)  $\rightarrow$  AR2, LAR AR1,\*+ ; (111)  $\rightarrow$  AR1, LAR AR0,\*+ ; (112)  $\rightarrow$  AR0, AR7 = 113\* RESTORE ALL EIGHT LEVELS OF THE HARDWARE STACK. RPTK 7 AR7 = 114 AR7 = 115 AR7 = 116 AR7 = 117 AR7 = 117 AR7 = 118 AR7 = 119 AR7 = 120 AR7 = 121 ;  $(113) \rightarrow BOS (1)$ , ;  $(114) \rightarrow STACK(2)$ , ;  $(115) \rightarrow STACK(3)$ , ;  $(116) \rightarrow STACK(4)$ , ;  $(117) \rightarrow STACK(5)$ , ;  $(118) \rightarrow STACK(6)$ , ;  $(119) \rightarrow STACK(7)$ , ;  $(120) \rightarrow TOS (8)$ , ;  $(113) \rightarrow BOS(1)$ , PSHD \*+ ;  $(120) \rightarrow TOS(8)$ , \* THE RETURN PC IS NOW ON TOP OF THE STACK FOR THE RET INSTRUCTION. THE LOWER 16 \* BITS OF THE P REGISTER MUST BE LOADED VIA THE T REGISTER AND THE STACK POINTER \* BE POINTING AT THE VALUE TO BE LOADED IN THE T REGISTER. \* RESTORE THE LOW P REGISTER. MAR \*+ ; SKIP T REGISTER, AR7 = 122LT \*--;  $(122) \rightarrow TR$ , AR7 = 121MPYK 1 ; (TR)  $\rightarrow$  PRL \* RESTORE THE T REGISTER. ; (121) → TR, ; SKIP P REGISTER LOW, AR7 = 122LT \*+ AR7 = 123 MAR \*+ RESTORE THE HIGH P REGISTER. ; (123)  $\rightarrow$  PRH, AR7 = 124LPH \*+ \* RESTORE THE ACCUMULATOR. AR7 = 125ZALS \*+ ; (124)  $\rightarrow$  ACCL, ADDH \*+ ;  $(125) \rightarrow ACCH$ , AR7 = 126\* RESTORE THE STATUS REGISTERS. AR7 = 127 AR7 = 128 LST \*+ ; (126)  $\rightarrow$  STO, LST1 \*+ ; (127)  $\rightarrow$  ST1, \* RESTORE IS COMPLETE. EINT ; ENABLE INTERRUPTS. ; RETURN TO INTERRUPTS OR RET ; CALLING ROUTINE.

## 5.3.2 Interrupt Priority

Interrupts on the TMS320C2x are prioritized in hardware. This allows interrupts that occur simultaneously to be serviced in a prioritized order. Sometimes priority may be determined by frequency or rate of occurrence. An infrequent, but lengthy, interrupt service routine (ISR) might need to be interrupted by a more frequently occurring interrupt. In the routine of Example 5–14, the ISR for INT1 temporarily modifies the interrupt mask register (IMR) to permit interrupt processing when an interrupt on INT0 (but no other interrupt) occurs. When the routine has finished processing, the IMR is restored to its original state. Example 5–14 is written for the TMS320C25; however, AR4 can be substituted for AR7 when the TMS32020 is used.

```
Example 5–14. Interrupt Service Routine
        .title 'INTERRUPT SERVICE ROUTINE'
        .def
               ISR1
        .ref
               IMR
*
   INTERRUPT PROCESSING FOR EXTERNAL INTERRUPT INTI-.
*
   THIS ROUTINE MAY BE INTERRUPTED BY AN INTERRUPT FROM THE EXTERNAL INTERRUPT
*
   INTO-, BUT NO OTHER.
*
ISR1 LARP
              AR7
                                    ; 7 \rightarrow ARP
      MAR
              *---
                                                                              AR7 = AR7 - 1
      SST1
                                    ; ST1 \rightarrow *AR7,
              *__
                                                                              AR7 = AR7 - 1
      SST
              *----
                                    ; ST0 \rightarrow *AR7,
                                                                             AR7 = AR7 - 1
              *__
                                   ; ACCH \rightarrow *AR7,
      SACH
                                                                             AR7 = AR7 - 1
      SACL
              *__
                                   ; ACCL \rightarrow *AR7,
                                                                             AR7 = AR7 - 1
              Ω
                                   ; DP = 0
      LDPK
                                   ; IMR -> TOS
      PSHD
              IMR
      LACK
              0001h
                                   ; MASK FOR INTO-
                                    ; MASK CURRENT IMR CONTENTS.
      AND
              IMR
                                    ; ACC \rightarrow IMR
      SACL
              IMR
      EINT
                                    ; ENABLE INTERRUPTS.
  MAIN PROCESSING SECTION FOR ISR1.
      DINT
                                    ; DISABLE INTERRUPTS.
                                    ; DP = 0
      LDPK
              0
                                    ; TOS \rightarrow IMR
      POPD
              IMR
                                    ; AR7 \rightarrow ARP
      LARP
              AR7
      MAR
              *+
                                                                              AR7 = AR7 + 1
      ZALS
              *+
                                    ; *AR7 \rightarrow ACCL,
                                                                              AR7 = AR7 + 1
      ADDH
              *+
                                    ; *AR7 \rightarrow ACCH,
                                                                              AR7 = AR7 + 1
      LST
              *+
                                    ; *AR7 \rightarrow ST0,
                                                                              AR7 = AR7 + 1
              *+
                                    ; *AR7 \rightarrow ST1,
      LST1
                                                                              AR7 = AR7 + 1
      EINT
                                    ; ENABLE INTERRUPTS.
      RET
```

# 5.4 Memory Management

The structure of the TMS320C2x memory map is programmable and can vary for each application. Instructions are provided for moving blocks of data or program memory, configuring a block of on-chip data RAM as program memory, and defining part of external data memory as global. Explanations and examples of moving, configuring, and manipulating memory are provided in this section.

## 5.4.1 Block Moves

Since the TMS320C2x directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip for storage or for multiprocessor data transfers.

The BLKD and BLKP instructions facilitate memory-to-memory block moves on the TMS320C2x. The BLKD instruction moves a block within data memory as shown in Example 5–15. Data may also be transferred between data memory and program memory by means of the TBLR and TBLW instructions. The instructions IN and OUT are used to transfer data between the data memory and the I/O space.

#### Example 5–15. Moving External Data to Internal Data Memory with BLKD

\* THIS ROUTINE USES THE BLKD INSTRUCTION TO MOVE A BLOCK OF EXTERNAL DATA MEMORY \* (DATA PAGES 8 AND 9) TO INTERNAL BLOCK B1 (DATA PAGES 6 AND 7).

MOVED LARP LRLK RPTK BLKD RET	AR2 AR2,300h 255 400h,*+	; DESTINATION IS BLOCK B1 IN RAM. ; REPEAT NEXT INSTRUCTION 256 TIMES. ; MOVE EXTERNAL BLOCK TO BLOCK B1. ; RETURN TO MAIN PROGRAM.
---	-----------------------------------	--

For systems that have external program memory but no external data memory, BLKP can be used to move program memory blocks into data memory. Example 5–16 demonstrates how to use the BLKP instruction.

Example 5–16. Moving Program Memory to Data Memory with BLKP

\* THIS ROUTINE USES THE BLKP INSTRUCTION TO MOVE DATA VALUES FROM PROGRAM MEMORY \* INTO DATA MEMORY. SPECIFICALLY, THE VALUES IN LOCATIONS 2, 3, 4, AND 5 IN \* PROGRAM MEMORY ARE MOVED TO LOCATIONS 512, 513, 514, AND 515 IN DATA MEMORY. \* MOVEP LARP AR2 ; SET REFERENCE FOR INDIRECT ADDRESSING.

LRLK	AR2,512	;	LOAD BEGINNING OF BLOCK B0 IN AR2.
RPTK	3	;	SET UP LOOP.
BLKP	2h,*+	;	PUT DATA INTO DATA RAM.
RET		;	RETURN TO MAIN PROGRAM.

The TBLR instruction is another method for transferring data from program memory into data memory. When the TBLR instruction is used, a calculated, rather than predetermined, location of a block of data in program memory may

be specified for transfer. A routine using this approach is shown in Example 5–17.

Example 5–17. Moving Program Memory to Data Memory with TBLR

AD3

\* THIS ROUTINE USES THE TBLR INSTRUCTION TO MOVE DATA VALUES FROM PROGRAM MEMORY \* INTO DATA MEMORY. BY USING THIS ROUTINE, THE PROGRAM MEMORY LOCATION IN THE \* ACCUMULATOR FROM WHICH DATA IS TO BE MOVED TO A SPECIFIC DATA MEMORY LOCATION \* CAN BE SPECIFIED. ASSUME THAT THE ACCUMULATOR CONTAINS THE ADDRESS IN PROGRAM \* MEMORY FROM WHICH TO TRANSFER THE DATA. \*

TABLER LARP

TH	111(0		
LRLK	AR3,380	;	DESTINATION ADDRESS = PAGE 7.
RPTK	127 ;	;	TRANSFER 128 VALUES.
TBLR	*+ ;	;	MOVE DATA INTO DATA RAM.
RET	;	;	RETURN TO CALLING PROGRAM.
	RPTK TBLR	LRLK AR3,380 RPTK 127 TBLR *+	LRLK AR3,380 ; RPTK 127 ; TBLR *+ ;

In cases where systems require that temporary storage be allocated in the program memory, TBLW can be used to transfer data from internal data memory to external program memory. The code in Example 5–18 demonstrates how to do this.

Example 5–18. Moving Internal Data Memory to Program Memory with TBLW

,		0		, ,						
* THIS	ROUTINE	USES THE	TBLW IN	NSTRUCTIO	N TO N	IOVE DATA	VALUES	FROM	INTERNAL	DATA
* MEMOR	Y ТО E	XTERNAL P	ROGRAM	MEMORY.	THE C	CALLING 1	ROUTINE	MUST	SPECIFY	THE
* DESTI	NATION	PROGRAM	MEMORY	ADDRESS	IN T	HE ACCU	MULATOR.	ASSU	IME THAT	THE T
* ACCUM	ULATOR	CONTAINS	THE ADD	RESS IN	PROGR	AM MEMOR	Y INTO	WHICH	THE DA	TA IS
* TRANS	FERRED.									
*										
*										
*										
*										
*										
*										
TABLEW	LARP	AR4								
	LRLK	AR4,380	);	SOURCE	ADDRES	S = PAGE	7.			
	RPTK	127	;	TRANSFE	R 128	VALUES.				
	TBLW	*+	;	MOVE DA	TA TO	EXTERNAL	PROGRAM	RAM.		
	RET		· · · ;	RETURN	TO CAL	LING PROG	RAM.			
			•							
		The I	N and O	UT instru	ctions a	re used to	transfer	data be	etween th	e data
	memory and the I/O space, as shown in Example 5–19 and Example 5–20.									
		memo	ory and th	ne I/O spa	ce, as si	10wn in Ex	ample 5-	-19 and	Example	5–20.

Example 5–19. Moving Data from I/O Space into Data Memory with IN

\* THIS ROUTINE USES THE IN INSTRUCTION TO MOVE DATA VALUES FROM THE I/O SPACE \* INTO DATA MEMORY. DATA ACCESSED FROM I/O PORT 15 IS TRANSFERRED TO SUCCESSIVE \* MEMORY LOCATIONS ON DATA PAGE 5. \*

INPOT LARP LRLK RPTK IN RET	AR2 AR2,2C0h 63 *+,PA15	; DESTINATION ADDRESS = PAGE 5. ; TRANSFER 64 VALUES. ; MOVE DATA INTO DATA RAM. ; RETURN TO CALLING PROGRAM.
REI		; RETURN TO CALLING PROGRAM.

Example 5–20. Moving Data from Data Memory to I/O Space with OUT

\* THIS ROUTINE USES THE OUT INSTRUCTION TO MOVE DATA VALUES FROM THE DATA MEMORY

\* TO THE I/O SPACE. DATA IS TRANSFERRED TO I/O PORT 8 FROM SUCCESSIVE MEMORY

\* LOCATIONS ON DATA PAGE 4.

*		
O	JTPU	т

1	LARP	AR4	
	LRLK	AR4,200h ;	SOURCE ADDRESS = PAGE 4.
	RPTK	63 ;	TRANSFER 64 VALUES.
	OUT	*+,PA8 ;	MOVE DATA FROM DATA RAM.
	RET	;	RETURN TO CALLING PROGRAM.

## 5.4.2 Configuring On-Chip RAM

#### TMS320C2x

The large amount of external memory and the configurability of on-chip RAM simplify the downloading of data or program memory into the TMS320C2x. Also, since data in the RAM is preserved when redefining on-chip RAM, block B0 can be configured dynamically as either data or program memory. Figure 5–1 illustrates the changes in on-chip RAM when switching configurations.

On-chip memory is configured by a reset or by the CNFD and CNFP instructions. Block B0 is configured as data memory by executing CNFD or reset. A CNFP instruction configures block B0 as program memory.


#### TMS320C26

The reconfigurable memory space of the TMS320C26 is different in both the number of configurable blocks and the size of the blocks. For the TMS32020 and TMS320C25, only 256 words in Block B0 are reconfigurable using the CNFD and CNFP instructions. The TMS320C26 has three reconfigurable blocks — B0, B1 and B3 — each 512 words in length.

Four possible configurations for the three blocks of the TMS320C26 are set with the immediate instruction CONF. The configuration instructions CNFD and CNFP are not defined for the TMS320C26, and CONF is not defined for the TMS32020 or TMS320C25.

Because the start and stop addresses of internal memory are not the same, applications using the reconfigurable memory of the TMS32020 or TMS320C25 will need to be redefined. The memory maps and block descriptions are given in subsection 3.4.3 and in Appendix B.

Figure 5–1. On-Chip RAM Configurations



Configuring block B0 as program memory is useful for implementing adaptive filters or similar applications at full speed with only on-chip memories. Example 5–21 illustrates the use of the configuration modes to utilize block B0 as data and program memory while executing from its on-chip program ROM. Note that a more definitive example of the use of the TMS320C25 for adaptive filtering is provided in subsection 5.7.3.

```
Example 5–21. Configuring and Using On-Chip RAM
```

```
.title 'ADAPTIVE FILTER'
   .def
          ADPFIR
   .def
          Х, Ү
  THIS 128-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK B0 FOR COEFFICIENTS
 AND BLOCK B1 FOR DATA SAMPLES. THE NEWEST INPUT SHOULD BE IN MEMORY LOCATION X
*
 WHEN CALLED. THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED.
                               ; BO PROGRAM MEMORY ADDRESS
COEFFP .set
             0FF00h
                               ; BO DATA MEMORY ADDRESS
COEFFD .set
             0200h
ONE
      .set
             7Ah
                               ; CONSTANT ONE (DP = 6)
BETA
       .set
             7Bh
                               ; ADAPTATION CONSTANT (DP = 6)
```

ERR .set 7Ch ; SIGNAL ERROR (DP = 6) 7Dh ; ERROR FUNCTION (DP = 6)ERRF .set Y .set 7Eh ; FILTER OUTPUT (DP = 6) .set х 7Fh ; NEWEST DATA SAMPLE (DP = 6) FRSTAP .set 0380h ; NEXT NEWEST DATA SAMPLE LASTAP .set 03FFh ; OLDEST DATA SAMPLE \* FINITE IMPULSE RESPONSE (FIR) FILTER. ADPFIR CNFP ; CONFIGURE B0 AS PROGRAM: MPYK Ω ; CLEAR THE P REGISTER. ONE,14 LAC ; LOAD OUTPUT ROUNDING BIT. LARP AR3 LRLK AR3,LASTAP ; POINT TO THE OLDEST SAMPLE. FIR RPTK 127 MACD COEFFP, \*-; 128-TAP FIR FILTER. CNFD : CONFIGURE B0 AS DATA: APAC SACH Y,1 ; STORE THE FILTER OUTPUT. NEG ADD X,15 ; ADD THE NEWEST INPUT. SACH ERR,1 ; ERR(N) = X(N) - Y(N)LMS ADAPTATION OF FILTER COEFFICIENTS.  $\mathbf{LT}$ ERR MPY BETA ; 128-TAP FIR FILTER. PAC ; ERRF(N) = BETA \* ERR(N)ADD ONE,14 ; ROUND THE RESULT. SACH ERRF,1 LARP AR3 LARK AR1,127 ; 128 COEFFICIENTS TO UPDATE. AR2,COEFFD ; POINT TO THE COEFFICIENTS. LRLK ; POINT TO THE DATA SAMPLES. AR3,LASTAP LRLK ; INCLUDE NEWEST SAMPLE. DMOV x  $\mathbf{LT}$ ERRF MPY \*—, AR2 ; P = 2\*BETA\*ERR(N)\*X(N - K)ADAPT ; LOAD ACCH WITH AK(N). ZALH \*,AR3 ONE,15 ; LOAD ROUNDING BIT. ADD ; AK(N + 1) = AK(N) + PAPAC MPY \*-, AR2 ; P = 2\*BETA\*ERR(N)\*X(N-K)\*+,0,AR1 ; STORE AK(N + 1). SACH BANZ ADAPT, \*-, AR2 ; END OF LOOP TEST. RET ; RETURN TO CALLING ROUTINE.

### 5.4.3 Using On-Chip RAM for Program Execution

To use on-chip memory (block B0) for program execution, you must first load this memory with executable code from external memories while it is configured as data memory. On-chip execution is initiated by using the CNFP instruction to reconfigure block B0 as program memory and performing a branch or call to an on-chip RAM address. By configuring block B0 as program memory and executing from this internal memory, you can achieve full-speed execution in systems using slower external memory. Example 5–22 illustrates how to write a program to be loaded into and executed from on-chip memory.

One group of instructions, the branch/call instructions, are impacted by the location of execution. Normally, by using labels, the assembler properly determines the location to which a branch is taken. Because the code is relocated prior to execution from on-chip memory, it is necessary to alter the address determined by the assembler for branch instructions. This alteration is necessary so that the branch address that is determined can be consistent with the address space used during execution. In Example 5–22, this is accomplished by use of the .asect directive. The .asect directive simply indicates that the named section is to be assembled as if it were at the specified address. The addresses defined within this named section are absolute with respect to the specified address. The section may, then, be placed in any area of program memory by the linker and relocated at runtime to its fixed location for execution as is shown in this example. The code in Example 5–23 for the TMS320C26 is equivalent to the code in Example 5–22 written for the rest of the TMS320C2x.

Example 5–22. Program Execution from On-Chip Memory (TMS320C2x)

```
.title "ON-CHIP RAM PROGRAM EXECUTION EXAMPLE"
   .width 96
   .option X
   .text
RESET B
           INIT
 BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT THE DESIGNATED
 LOCATIONS AS REQUIRED.
       .space (32-($-RESET))*16
 A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS PROCESSOR EXECUTION
 HERE.
 INITIALIZE THE PROCESSOR.
INIT ROVM
                               ; DISABLE OVERFLOW MODE.
     SSXM
                                 SET SIGN EXTENSION.
     LDPK
            0
                               ; POINT DP REGISTER TO DATA MEMORY PAGE 0.
                               ; NO SHIFT ON PRODUCT REGISTER OUTPUT.
     SPM
            0
     LARP
            AR4
                               ; USE AUXILIARY REGISTER 4 (SET ARP = 4).
     LARK
            AR4, PRD
                               ; POINT AR4 TO PERIOD REGISTER.
     LALK
            0FFFFh
                               ; SET ACCUMULATOR TO 0000FFFFh.
     SACL
                               ; LOAD PERIOD REGISTER WITH MAXIMUM VALUE.
            *+
     SACL
                               ; ENABLE ALL INTERRUPTS VIA IMR.
            *+
     ZAC
                               ; CLEAR ACCUMULATOR.
     SACH
                               ; CLEAR GREG TO MAKE ALL MEMORY LOCAL.
  LOAD TIME-CRITICAL CODE FROM EXTERNAL SLOW MEMORY TO INTERNAL RAM
     LARP
            AR1
                               ; USE AUXILIARY REGISTER 1 (SET ARP = 1).
     LRLK
            AR1, PROGR
                               ; POINT AR1 TO RECONFIGURABLE BLOCK B0.
     RPTK
                               ; LOAD REPEAT COUNTER WITH BLOCK LENGTH.
            PROGL-1
     BLKP
            P1 START,*+
                               ; MOVE CODE FROM PROG MEMORY TO ON-CHIP RAM
 INITIALIZE PARAMETERS FOR EXECUTION.
     LDPK
            6
                               : POINT DP REGISTER TO DATA MEMORY PAGE 6.
```

; SET ACCUMULATOR TO 0001h. LACK 1 SACL ONE ; STORE VALUE OF 1. LRLK AR1,COEFF ; POINT AR1 TO INTERNAL MEMORY ADDRESS. ; LOAD REPEAT COUNTER WITH BLOCK LENGTH. RPTK COEFL-1 BLKP C1 START,\*+ ; MOVE DATA FROM PROG MEMORY TO ON-CHIP RAM. CNFP ; CONFIGURE BLOCK BO AS PROGRAM MEMORY. LALK LPTS ; LOAD ACC WITH PROG ADDR IN INTERNAL RAM. BACC ; BRANCH TO ON-CHIP EXECUTION ADDRESS. \* \* SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM. .asect "on-chip", 0FF00h .label P1 START PROG LPTS BIOZ GET ; WAIT FOR INPUT SIGNAL. LPTS ; BRANCH IF NO SIGNAL. R ; OUTPUT LAST FILTER OUTPUT. GET OUT FILOUT, PA2 IN FILIN, PA2 ; INPUT NEW SIGNAL SAMPLE. ; POINT AR1 TO SIGNAL DATA TO PROCESS. AR1, SIGNAL LRLK ; CLEAR THE ACCUMULATOR. ZAC ; CLEAR THE P REGISTER. MPYK 0 15 ; REPEAT MACD INSTRUCTION FOR 16 TAPS. RPTK ; MULTIPLY, ACCUMULATE, SAMPLE DELAY. MACD COEF, \*--; ACCUMULATE THE LAST PRODUCT. APAC ; SAVE THE RESULT. SACH FILOUT,1 в PTS ; LOOP TO WAIT FOR NEXT SAMPLE. PROGE .label P1 END PROGL .equ PROGE-PROG ; PROGRAM CODE LENGTH. \* COEFFICIENT DATA TO BE LOADED INTO ON-CHIP RAM. \* COEF .label C1 START .word 385,-1196,1839,-2009 .word 1390,407,-4403,19958 .word 19958,-4403,407,1390 .word -2009,1839,-1196,385 COEFE .label C1 END COEFL .equ COEFE-COEF ; COEFFICIENT DATA LENGTH. \* DATA PAGE 0 (BLOCK B2) - DATA MEMORY LABELS. ; SERIAL PORT DATA RECEIVE REGISTER. .bss DRR,1 ; SERIAL PORT DATA TRANSMIT .bss DXR,1 TIM,1 ; TIMER REGISTER. .bss ; PERIOD REGISTER. .bss PRD,1 ; INTERRUPT MASK REGISTER. IMR,1 .bss .bss GREG,1 ; GLOBAL MEMORY ALLOCATION REGISTER. \*. RSVRD0,05Ah .bss .bss B2,020h \* .bss RSVRD1,0180h \* DATA PAGE 4 (BLOCK B0) - DATA MEMORY LABELS. \* ; LOCATIONS FOR INTERNAL PROGRAM CODE. в0 PROGR, PROGL .bss ; LOCATIONS FOR COEFFICIENT MEMORY. .bss COEFF, COEFL .bss FREE0,0100h-(PROGL+COEFL) \* \* DATA PAGE 6 (BLOCK B1) - DATA MEMORY LABELS.

```
в1
            ONE,1
      .bss
                               ; RESERVED FOR DATA VALUE OF 1.
      .bss
            FILOUT,1
                                ; FILTER OUTPUT SIGNAL VALUE.
                                ; FILTER INPUT SIGNAL VALUE.
            FILIN,1
      .bss
      .bss
            SIG,13
                                ; LAST SIGNAL DELAY VALUE.
      .bss
            SIGNAL,1
      .end
Example 5–23. Program Execution from On-Chip Memory (TMS320C26)
       .file 4onchip264
       .title 40N-CHIP RAM PROGRAM EXECUTION EXAMPLE FOR THE TMS320C264
       .width 96
       .option
                 х
      .set
             0FA00h
PGMBO
                                ;
                                ; BLOCKSIZE OF TMS320C26
              00200h
BLKSIZ .set
       .text
RESET B
             INIT, *, AR1
                                ; ARP = AR1
*
* BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT THE DESIGNATED
*
 LOCATIONS AS REQUIRED.
*
   .space (32-($-RESET))*16
* A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS PROCESSOR EXECUTION
 HERE.
*
*
                                ; DISABLE OVERFLOW MODE
INIT ROVM
             0
                                ; POINT DP REGISTER TO DATA MEMORY PAGE 0
     LDPK
+
*
 LOAD TIME-CRITICAL CODE FROM EXTERNAL SOW MEMORY TO INTERNAL RAM
*
            AR1, PROGR
                                ; POINT AR1 INTO RECONFIGURABLE BLOCK BO
     LRLK
     RPTK
            PROGL-1
                                ; LOAD REPEAT COUNTER WITH BLOCK LENGTH
     BLKP
            P1 START, *+
                                ; MOVE CODE FROM PROGRAM MEMORY TO ON-CHIP RAM
  INITIALIZE PARAMETERS FOR EXECUTION.
     LDPK
            8
                                ; POINT DP REGISTER TO DATA MEMORY PAGE 8
                                ; SET ACCUMULATOR TO 0001h
     LACK
            1
                                ; STORE VALUE OF 1
     SACL
            ONE
     LRLK
            AR1,COEFF
                                ; POINT AR1 TO INTERNAL MEMORY ADDRESS
            COEFL-1
     RPTK
                               ; LOAD REPEAT COUNTER WITH BLOCK LENGTH
     CONF
            1
                                ; BLOCKB0 = PROGRAMMEMORY / B1, B3 = DATAMEMORY
                                ; BRANCH TO ON-CHIP EXECUTION ADDRESS
     B
            LPTS
* SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM.
     .asect "ONCHIP", PGMBO
PROG
     .LABEL P1 START
LPTS BIOZ
            GET
                                ; WAIT FOR SIGNAL = LOW
     в
            LPTS
                               ; BRANCH IF SIGNAL = HIGH
                               ; OUTPUT LAST FILTER OUTPUT
GET
     OUT
            FILOUT, PA2
     IN
            FILIN, PA2
                               ; INPUT NEW SIGNAL SAMPLE
     LRLK
            AR1, SIGNAL
                               ; POINT AR1 TO SIGNAL DATA TO PROCESS
     ZAC
                               ; CLEAR THE ACCUMULATOR
     MPYK
            0
                               ; CLEAR THE P REGISITER
                               ; REPEAT MACD INSTRUCTION FOR 16 TAPS
     RPTK
            15
     MACD
            COEF,*-
                               ; MULTIPLY/ACCUMULATE, SAMPLE DELAY
     APAC
                               ; Accumulate the last product
```

SACH FILOUT,1 ; Save the result ; Loop to wait for next sample В LPTS PROGE .label P1 END PROGL.equ PROGE-PROG ; Program code lenth \* Coefficient data to be loaded into on-chip RAM COEF .label C1 START .word 385,-1196,1839,-2009 .word 1390,407,-4403,19958 .word 19958,-4403,407,1390 .word -2009,1839,-1196,385 COEFE .label C1 END COEFE-COEF COEFL .equ ; Coefficient data length \* Data page 0 (Block B2) - Data memory labels. .bss DRR,1 ; Serial port data receive register .bss DXR,1 ; Serial port data transmit register .bss TIM,1 ; Timer register .bss PRD,1 ; Period register ; Interrupt mask register .bss IMR,1 .bss GREG,1 ; Global memory allocation register .bss RSVRD0,05Ah .bss B2,020h .bss RSVRD1,0180h Data page 4 (Block B0) - Data memory labels. в0 .bss PROGR, PROGL ; Location for internal program code .bss COEFF, COEFL ; Location for coefficent memory FREE0,0100h - (PROGL + COEFL) .bss \* Data page 6 (block B1) - data memory labels в1 .bss ONE,1 ; Reserved for data value of 1 ; Filter output signal value .bss FILOUT,1 .bss FILIN,1 ; Filter input signal value .bss SIG,13 ; Last signal delay value .bss SIGNAL,1 .end

# 5.5 Fundamental Logical and Arithmetic Operations

Although the TMS320C2x instruction set is oriented toward digital signal processing, the same fundamental operations of a general-purpose processor are included. This section explains basic operations of the TMS320C2x central arithmetic logic unit (CALU), particularly accumulator operations, the status register effect on data processing, and bit manipulation.

The TMS320C2x provides a complete set of logical operations, including AND, OR, XOR, and CMPL (complement) instructions. This enables the device to perform any logical function. These instructions can convert sign magnitude to 2s complement or the reverse.

You can store the contents of the accumulator in data memory with the SACH and SACL instructions or in the stack with the PUSH instruction. You can load the accumulator from data memory with the ZALH and ZALS instructions, which zero the accumulator before loading the data value. The ZAC instruction zeros the accumulator. POP can be used to restore the accumulator contents from the stack.

The accumulator is also affected by the ABS and NEG instructions. ABS replaces the contents of the accumulator with the absolute value of its contents. NEG generates the arithmetic complement of the accumulator in complement form.

# 5.5.1 Status Register Effect on Data Processing

Three data processing options allow the ALU to automatically suppress sign extension, manage overflow, or scale product accumulations. These options are enabled or disabled through bits in the status registers and function in parallel with normal execution of the instructions. They cause no additional machine cycles and therefore no performance overhead.

The sign-extension mode option is used to determine whether or not the shifted data values fetched for ALU operations should be sign-extended. The SXM status bit controls this operation. The SSXM instruction sets this bit to 1 for enabling sign extension, and the RSXM instruction sets it to 0 for suppressing sign extension. This operation affects all the instructions that include a shift of the incoming data value, that is, ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SFR, SUB, and SUBT.

The overflow mode option minimizes the effects of an arithmetic overflow by forcing the accumulator to saturate at the largest positive value (or in the case of underflow, the largest negative value). The OVM status bit controls this operation. The overflow mode is enabled by setting the OVM bit to a 1 with the SOVM instruction, and reset with the ROVM instruction. This feature affects all arithmetic operations in the ALU.

The product register shift mode option forces all products to be shifted before they are accumulated. The products can be left-shifted one bit to delete the ex-

tra sign bit when two 16-bit signed numbers are multiplied. The products can be left-shifted four bits to delete the extra sign bits in multiplying a 16-bit data value by a 13-bit constant. The product shifter can also be used to shift all products six bits to the right to allow up to 128 product accumulations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This also maintains compatibility with TMS320C1x code. These operations are controlled by the value contained in the PM bits of status register ST1. The SPM instruction sets the PM bits. This feature affects all the instructions that use the product of the multiplier, that is, APAC, LTA, LTD, LTP, LTS, MAC, MACD, MPYA, MPYS, PAC, SPAC, SPH, SPL, SQRA, and SQRS.

### 5.5.2 Bit Manipulation

The BIT instruction tests any of the 16 bits of the addressed data word. The specified bit is copied into the TC of the status register. The bit tested is specified by a bit code in the opcode of the instruction. Both the BBZ (branch on TC bit = 0) and BBNZ (branch on TC bit = 1) instructions check the bit and allow branching to a service routine.

Bit testing is useful in control applications where a number of states or conditions may be latched externally and read into the TMS320C2x via an IN instruction. At this point, individual bits can be tested and branches taken for appropriate processing.

Because the BIT instruction requires the bit code to be specified with the instruction, it cannot be placed in a loop to test several different bits of a data word or bits determined by prior processing for efficient use. The TMS320C2x also has a BITT instruction in which the bit code is specified in the T register. Because the T register can easily be modified, BITT may be used to test all bits of a data word if placed within a loop or to test a bit location determined by past processing.

### Example 5–24. Using BIT and BBZ

\* THIS ROUTINE USES THE BIT INSTRUCTION TO TEST THE CONDITION OF AN EXTERNAL MUX. \* BIT 4 DETERMINES THE UTILITY OF THE REMAINING DATA. IF ZERO, A COUNTER IS \* INCREMENTED. IF ONE, ADDITIONAL PROCESSING OCCURS AND THE COUNTER IS CLEARED. \* THE ROUTINE IS INVOKED WHENEVER A TIMER INTERRUPT OCCURS.

TIME	SST LDPK LARP	STO O AR3	;	SAVE STATUS REGISTER ST0.
	IN BIT BBZ	DAT,PA8 DAT,OBh INCR	;;;	READ IN VALUE. TEST BIT 4. BRANCH AND INCREMENT IF POSITIVE.
	•			
	LARK	AR3,0	;	CLEAR THE COUNTER.

*	LST	STO ;	RELOAD THE STATUS REGISTER.
	EINT	;	ENABLE INTERRUPTS.
	RET	;	RETURN TO INTERRUPTED ROUTINE.
INCR	MAR LST EINT RET	*+ ; STO ;	INCREMENT THE COUNTER. RELOAD THE STATUS REGISTER. ENABLE INTERRUPTS. RETURN TO INTERRUPTED ROUTINE.

## Example 5–25. Using BITT and BBNZ

\* THIS ROUTINE USES THE BITT INSTRUCTION TO TEST THE CONDITION OF AN EXTERNAL \* MUX. A BIT IN THE MUX IS SIGNIFICANT ONLY WHEN PRIOR PROCESSING HAS DESIGNATED \* THE BIT TO BE ACTIVE. INDIVIDUAL PROCESSING WILL TAKE PLACE BASED UPON THE \* STATE OF THE TESTED BIT. THE BITS ARE TESTED EACH TIME A TIMER INTERRUPT \* OCCURS. TIME SST ST0 ; SAVE STATUS REGISTER STO. LDPK 0 LARP AR3 AR3, BCNT ; LOAD COUNT OF ACTIVE BITS. LAR ; LOAD THE BIT TABLE ADDRESS. LRLK AR4, BTBL DAT, PA8 ; READ IN VALUE. ΙN В LTEST, \*-, 4TMLOOP LT \*+,3 ; LOAD BIT CODE. ; TEST SPECIFIED BIT. BITT DAT BBNZ LTEST ; BRANCH IF BIT IS ONE. . LTEST BANZ TMLOOP, \*-,4 LST ST0 ; RELOAD THE STATUS REGISTER. ; ENABLE INTERRUPTS. EINT RET

; RETURN TO INTERRUPTED ROUTINE.

# 5.6 Advanced Arithmetic Operations

The TMS320C2x provides instructions, such as MACD, SQRA, SUBC, and NORM, that facilitate efficient execution of arithmetic-intensive DSP algorithms. Explanations and examples of how to use these instructions with overflow management and for data move, multiplication-accumulation, division, floating-point arithmetic, indexed addressing, and extended-precision arithmetic are included in this section.

## 5.6.1 Overflow Management

The TMS320C25 has four features that can be used to handle overflow management: the branch on overflow conditions, accumulator saturation (overflow mode), product register right shift, and accumulator right shift. These features provide several options for overflow protection within an algorithm.

A program can branch to an error handler routine on an overflow of the accumulator by using the BV (branch on overflow) instruction or bypass an error handler by using the BNV (branch if no overflow) instruction. These instructions can be performed after any ALU operation that may cause an accumulator overflow.

The overflow mode is a useful feature for DSP applications. This mode simulates the saturation effect characteristic of analog systems. When enabled, any overflow in the accumulator results in the accumulator contents being replaced with the largest positive value (7FFFFFh) if the overflowed number is positive, or the largest negative value (80000000h) if negative. The overflow mode is controlled by the OVM bit of status register ST0 and can be changed by the SOVM (set overflow mode), ROVM (reset overflow mode), or LST (load status register) instructions. Overflows can be detected in software by testing the OV (overflow) bit in status register ST0. When a branch is used to test the overflow bit, OV is automatically reset. Note that the OV bit does not function as a carry bit. It is set only when the absolute value of a number is too large to be represented in the accumulator, and it is not reset except by specific instructions.

Another method of overflow management, which applies to multiply-accumulate operations, is the use of the right shifter of the product register. The right shifter, which operates with no cycle overhead, allows up to 128 accumulations without the possibility of an overflow. The least significant six bits of the product are lost, and the MSBs are filled with sign bits. This feature is initiated by setting the PM bits of status register ST1 to 11 with the SPM or LST1 instructions.

The TMS320C2x also has a right shift of the accumulator (using the SFR instruction) to scale down the accumulator when it nears overflow.

## 5.6.2 Scaling

Scaling the data coming into the accumulator or already in the accumulator is useful in signal processing algorithms. This is frequently necessary in adapta-

tion or other algorithms that must compute and apply correction factors or normalize intermediate results. Scaling and normalizing are implemented on the TMS320C2x via right and left shifts in the accumulator and shifts of data on the incoming path to the accumulator.

Right and left shifts of the accumulator can be performed using the SFL and SFR instructions. SFL performs a logical left shift. SFR performs logical or arithmetic right shifts depending on the state of the SXM bit in the status register. A one in the SXM bit, corresponding to sign-extension enabled, causes an arithmetic shift to be performed.

In addition to the shift instructions, data can be left-shifted 0 to 15 bits when the accumulator is loaded by using a LAC instruction, and left-shifted 0, 1, or 4 bits on the TMS32020 or 0 to 7 bits on the TMS320C25 when storing from the accumulator by using SACH or SACL instructions. These shifts can be used for loading numbers into the high 16 bits of the accumulator and renormalizing the result of a multiply. The incoming left shift of 0 to 15 bits can be supplied in the instruction itself or can be taken from the lowest four bits of the T register. Left shifts of data fetched from data memory are available for loading the accumulator (LAC/LACT), adding to the accumulator (ADD/ADDT), and subtracting from the accumulator (SUB/SUBT). The contents of the P register may also be shifted prior to accumulation.

## 5.6.3 Moving Data

Many DSP applications must perform convolution operations or other operations similar in form. These operations require data to be shifted or delayed. The DMOV, LTD, and MACD instructions can perform the needed data moves for convolution.

The data move function allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon (that is, by the CALU). The data move and the CALU operation are performed in the same cycle. In addition, an ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The data move function is useful in implementing algorithms, such as convolutions and digital filtering, where data is being passed through a time window. It models the z–1 delay operation encountered in those applications. The data move function is continuous across the boundary of the on-chip data memory blocks B0, B1, and B2. However, the data move function cannot be used if off-chip memory is referenced.

In Example 5–26, the following equation is implemented:


$$Y(n) = \sum_{k=0}^{2} H(k)X(n-k)$$

where the H values stay the same, and the X values are shifted each time the microprocessor performs one of the following series of multiplications (similar to operations performed in FIR filters):

First Series:	Y(2) = (H0) (X2) + (H1) (X1) + (H2) (X0)
Second Series:	Y(3) = (H0) (X3) + (H1) (X2) + (H2) (X1)
Third Series:	Y(4) = (H0) (X4) + (H1) (X3) + (H2) (X2)

The MACD instruction, which combines accumulate and multiply operations with a data move, is tailored to the type of calculation shown in the summation equation above. In order to use MACD, the H values have been stored in block B0 and configured as program RAM; the X values have been read into block B1 of data RAM as shown in Figure 5–2.

## Figure 5–2. MACD Operation



Also, in Example 5–26, the summation in the above equation is performed in the reverse order, that is, from K = 2 to 0, because of the operation of the data move function. This results in the oldest X value being used and discarded first.

If the MACD instruction is replaced with the following two instructions, then the MAC instruction can be utilized with the same results.

MAC \* DMOV \*--

In cases where many more than three MACD instructions are required, the RPT or RPTK instructions may be used with MACD, yielding the same computational results but using less assembly code.

### Example 5–26. Using MACD for Moving Data

\* THIS ROUTINE IMPLEMENTS A SINGLE PASS OF A THIRD-ORDER FIR FILTER. IT IS ASSUMED THAT THE H AND X VALUES HAVE ALREADY BEEN LOADED INTO THEIR RESPECTIVE \* MEMORY LOCATIONS, THAT THE ACCUMULATOR AND P REGISTER ARE BOTH RESET TO ZERO, AND THAT AR1 IS POINTING AT X0. NOTE THAT THE MACD INSTRUCTION MAY BE USED IN THE REPEAT MODE, BUT IT IS NOT IMPLEMENTED HERE. ; CONFIGURE BLOCK BO AS PROGRAM MEMORY. FIR CNFP LARP 1 ; AR1 SHOULD POINT AT THE X VALUES. 0FF00h,\*-MAC ; P = (X0)(H2)MACD 0FF01h,\*-; ACC = (X0)(H2); ACC = (X0)(H2) + (X1)(H1)MACD 0FF02h,\* APAC ; ACC = (X0)(H2) + (X1)(H1) + (X2)(H0)CNFD ; CONFIGURE BLOCK BO AS DATA MEMORY. RET ; RETURN TO MAIN PROGRAM.

#### 5.6.4 Multiplication

The TMS320C2x hardware multiplier normally performs 2s-complement 16-bit by 16-bit multiplies and produces a 32-bit result in one processor cycle. A single TMS320C25 instruction, MPYU, can be used to multiply two 16-bit unsigned numbers. To multiply two operands, one operand must be loaded into the T register (TR). The second operand is moved by the multiply instruction to the multiplier, which then produces the product in the P register (PR). Before another multiply can be performed, the contents of the PR must be moved to the accumulator. A single-multiply program is shown in Example 5–27. Pipelining multiplies and PR moves makes it possible to perform most multiply operations in a single cycle.

A common operation in DSP algorithms is the summation of products. The MAC instruction, normally performed in multiple cycles, adds the contents of the PR to the accumulator and then simultaneously reads two values and multiplies them. When you use the MAC instruction, a data memory value is multiplied by a program memory value. One of the operands can come from block B1 or B2 in on-chip data memory while the other operand may come from block B0. Block B0 must be configured as program memory when it supplies the second operand. Pipelining of the MAC instruction with a repeat instruction results in an execution time for each succeeding multiply-and-accumulate operation of only one cycle.

#### Example 5–27. Multiply


\* THIS ROUTINE MULTIPLIES TWO VALUES IN DATA MEMORY LOCATIONS 200h AND 201h WITH \* THE RESULT STORED IN 202h AND 203h.


_	
~	

MUL	LRLK LARP	AR1,200h 1	;	POINT AT BLOCK B0.
	$\mathbf{LT}$	*+	;	GET FIRST VALUE AT 200h.
	MPY	*+	;	MULTIPLY BY VALUE AT 201h.
	PAC		;	PUT RESULT IN ACCUMULATOR.
	SACL	*+	;	STORE LOW WORD AT 202h.
	SACH	*	;	STORE HIGH WORD AT 203h.
	RET		;	RETURN TO MAIN PROGRAM.


The pipelining of the MAC and MACD instructions incurs a certain amount of overhead in execution. In those cases where speed is more critical than program memory, it may be beneficial to use LTA or LTD and MPY instructions rather than MAC or MACD. Example 5–28 and Example 5–29 show an implementation of multiply-accumulates using the MAC instruction. Example 5–30 shows an implementation of multiply-accumulates using the LTA-MPY instruction pair. Figure 5–3, Figure 5–4, and Figure 5–5 provide graphically the information necessary to determine the efficiency of use for each of the techniques.


Exampl	e 5–28. Multiply	-Accumulate Using th	e MAC Instruction (TM	1532020)	
*			OTAL CLOCK	PROGRAM	TOTAL PROGRAM
* *		CYCLES	CYCLES	MEMORY	MEMORY
LARP	AR1	; 1		1	
LRLK CNFP	AR1,300h	; 2 ; 1		2 1	
ZAC	0	; 1 : 1		1 1	
MPYK RPTK	N-1	; 1		1	
MAC APAC	0FF00h,*+	; 2 + N ; 1	10 + N	2 1	10
		•		_	10
Example	e 5–29. Multiply	•	e MAC Instruction (TM	IS320C25)	
*		CLOCK T CYCLES	OTAL CLOCK CYCLES	PROGRAM MEMORY	TOTAL PROGRAM MEMORY
*		CICLES	CICLES	MEMORI	MEMORI
LARP LRLK	AR1 AR1,300h	; 1 ; 2		1 2	
CNFP	AR1,30011	; 1		1	
ZАС МРҮК	0	; 1		1 1	
RPTK	N-1	; 1		ī	
MAC APAC	0FF00h,*+	; 3 + N ; 1	11 + N	2 1	10
•	e 5–30. Multiply	•	e LTA-MPY Instruction		
* *		CLOCK T CYCLES	OTAL CLOCK CYCLES	PROGRAM MEMORY	TOTAL PROGRAM MEMORY
*					
ZAC		; 1		1	
LT MPY	D1 C1	; 1 ; 1		1 1	
LTA	D2	; 1		1	
MPY	C2	; 1		1	
•		;	2N		2N
LTA	DN	; 1		1	
MPY APAC	CN	; 1; 1; 1; 1; 1; 1; 1; 1; 1; 1; 1; 1; 1;	2+2N	1 1	2+2N
		, -		-	







Number of Multiply-Accumulates to Be Performed





Number of Multiply-Accumulates to Be Performed





Number of Multiply-Accumulates to Be Performed

In numerical analysis, it is often necessary to square numbers as well as add or subtract. The TMS320C2x has two instructions, SQRA and SQRS, that accomplish this in a single machine cycle. The result of the previous operation in the PR is first added to the accumulator if SQRA is used, or subtracted from the accumulator if SQRS is used. Then the data value addressed is squared, and the result is stored in the PR. Example 5–31 uses the SQRA instruction to perform the computation. Example 5-31. Using SQRA THIS ROUTINE USES THE SQRA INSTRUCTION TO COMPUTE THE SQUARE OF THE DISTANCE BETWEEN TWO POINTS WHERE D\*\*2 IS DEFINED AS FOLLOWS: \*  $D^{**2} = (XA - XB)^{**2} + (YA - YB)^{**2}$ DIST LAC XA SUB ΧВ SACL ΧТ ; XT = XA - XBLAC YA SUB YΒ SACL ΥT ; YT = YA - YB(P) = XT \* \* 2SORA ΧТ ZAC ; (ACC) = 0SQRA ; (P) = YT\*\*2, (ACC) = XT\*\*2ΥT APAC ; (ACC) = XT\*\*2 + YT\*\*2 = D\*\*2RET ; RETURN TO MAIN PROGRAM.

When performing multiply-and-accumulate operations, you may choose to shift the product before adding it to the accumulator. You can do both simultaneously with the MAC instruction by using the product shift mode on the TMS320C25. This mode, controlled by two bits in the PM field of status register ST1, shifts the value from the PR while it is transferred to the accumulator. The contents of the PR are not shifted.

### 5.6.5 Division

Division is implemented on the TMS320C2x by repeated subtractions using SUBC, a special conditional subtract instruction. Given a 16-bit positive dividend and divisor, the repetition of the SUBC command 16 times produces a 16-bit quotient in the low accumulator and a 16-bit remainder in the high accumulator.

SUBC implements binary division in the same manner as is commonly done in long division. The dividend is shifted until subtracting the divisor no longer produces a negative result. For each subtraction that does not produce a negative answer, a one is put in the LSB of the quotient and then shifted. The shifting of the remainder and quotient after each subtraction produces the separation of the quotient and remainder in the low and high halves of the accumulator.

There are similarities between long division and the SUBC method of division. Both methods are used to divide 33 by 5 in Example 5–32.

The condition of the divisor, less than the shifted dividend, is determined by the sign of the result; both the dividend and divisor must be positive when using the SUBC command. Thus, the sign of the quotient must be determined and the quotient computed using the absolute value of the dividend and divisor.

Integer and fractional division can be implemented with the SUBC instruction as shown in Example 5–33 and Example 5–34, respectively. When implementing a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

# Example 5–32. Divide 33 by 5

Long Division:			
000000000000101	000000000000110 )0000000001000001 -101 110	•	Quotient
	– <u>101</u> 11	I	Remainder
SUBC Method:			
32 HIGH ACC	LOW ACC 0		Comment
 000000000000000000000000000000000000	0000000000100001 1000000000000000 0111111	(1)	Dividend is loaded into ACC. The di- visor is left-shifted 15 and subtracted from ACC. The subtractraction is negative, so discard the result and shift the ACC left one bit.
00000000000000000000000000000000000000	0000000001000010 10000000000000000 0111111	(2)	2nd subtract produces negative an- swer, so discard result and shift ACC (dividend) left.
	•		•
, ,	•		•
00000000000000000000000000000000000000	0010000000000000 10000000000000000 101000000	(14)	14th SUBC command. The result is positive. Shift result left and replace LSB with 1.
0000000000000011 -10 000000000000000000	010000000000000001 1000000000000000000	(15)	Result is again positive. Shift result left and replace LSB with 1.
00000000000000000000000000000000000000	100000000000000011 100000000000000000 - 1111111111	(16)	Last subtract. Negative answer, so discard result and shift ACC left.
00000000000000011	0000000000000110		Answer reached after 16 SUBC in- structions.

### Example 5–33. Using SUBC for Integer Division

\* THIS ROUTINE IMPLEMENTS INTEGER DIVISION.

DN1  $\mathbf{LT}$ NUMERA ; GET SIGN OF QUOTIENT. MPY DENOM PAC SACH TEMSGN ; SAVE SIGN OF QUOTIENT. LAC DENOM ABS SACL DENOM ; MAKE DENOMINATOR POSITIVE. LAC NUMERA ; ALIGN NUMERATOR. ABS \* IF DIVISOR AND DIVIDEND ARE ALIGNED, DIVISION CAN START HERE. RPTK 15 DENOM ; 16-CYCLE DIVIDE LOOP. SUBC SACL OUOT LAC TEMSGN DONE BGEZ ; DONE IF SIGN IS POSITIVE. ZAC SUB QUOT SACL ; NEGATE QUOTIENT IF NEGATIVE. QUOT DONE LAC QUOT RET ; RETURN TO MAIN PROGRAM. Example 5–34. Using SUBC for Fractional Division THIS ROUTINE IMPLEMENTS FRACTIONAL DIVISION. DN1 ЪT NUMERA ; GET SIGN OF QUOTIENT. MPY DENOM PAC SACH TEMSGN ; SAVE SIGN OF QUOTIENT. LAC DENOM ABS DENOM SACL ; MAKE DENOMINATOR POSITIVE. NUMERA ZALH ; ALIGN NUMERATOR. ABS \* IF DIVISOR AND DIVIDEND ARE ALIGNED, DIVISION CAN START HERE. RPTK 14 SUBC DENOM ; 15-CYCLE DIVIDE LOOP. SACL OUOT LAC TEMSGN BGEZ DONE ; DONE IF SIGN IS POSITIVE. ZAC SUB. QUOT SACL QUOT ; NEGATE QUOTIENT IF NEGATIVE. QUOT DONE LAC RET ; RETURN TO MAIN PROGRAM.

### 5.6.6 Floating-Point Arithmetic

Floating-point numbers are often represented on microprocessors in a twoword format of mantissa and exponent. The mantissa is stored in one word. The exponent, the second word, indicates how many bit positions from the left the decimal point is located. If the mantissa is 16 bits, a 4-bit exponent is sufficient to express the location of the decimal point. Because of its 16-bit word size, the 16/4-bit floating-point format functions most efficiently on the TMS320C2x. The theory and implementation of floating-point arithmetic has been presented in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

Operations in the TMS320C2x central ALU are performed in 2s-complement fixed-point notation. To implement floating-point arithmetic, operands must be converted to fixed point for arithmetic operations, and then converted back to floating point.

Conversion to floating-point notation is performed by normalizing the input data, that is, shifting the MSB of the data word into the MSB of the internal memory word. The exponent word then indicates how many shifts are required. To multiply two floating-point numbers, the mantissas are multiplied and the exponents added. The resulting mantissa must be renormalized; since the input operands are normalized, no more than one left shift is required to renormalize the result.

Floating-point addition or subtraction requires shifting the mantissa so that the exponents of the two operands match. The difference between the exponents is used to left-shift the lower power operand before adding. Then, the output of the add must be renormalized.

TMS320C2x instructions useful in floating-point operations are the NORM, LACT, ADDT, and SUBT instructions. NORM may be used to convert fixed-point numbers to floating-point. LACT may be used to convert back to fixed-point numbers. Addition and subtraction can be computed in floating point by using ADDT and SUBT.

Example 5–35 and Example 5–36 show a floating-point multiply on the TMS32020 and TMS320C25, respectively. The mantissas are assumed to be in Q15 format. Q15, one of the various types of Q format, is a number representation commonly used when performing operations on noninteger numbers. In Q format, the Q number (15 in Q15) denotes how many digits are located to the right of the binary point. A 16-bit number in Q15 format, therefore, has an assumed binary point immediately to the right of the most significant bit. Since the most significant bit constitutes the sign of the number, the numbers in Q15 may take on values from +1 (represented by +0.99997...) to -1.

#### Example 5–35. Using NORM for Floating-Point Multiply (TMS32020)

\* THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING THE NORM INSTRUCTION. \* THE INPUTS AND OUTPUTS ARE OF THE FORM:

- \* C = MC \* 2 \* \* EC
- \* SINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE NORMALIZED WITH A

\* LEFT SHIFT OF EITHER 0 OR 1 IN THE ACCUMULATOR. THE EXPONENT OF THE RESULT IS \* ADJUSTED APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO NUMBERS A AND B, \* WHERE A =  $0.1 \times 2 \times 2$  AND B =  $0.1 \times 2 \times 4$ , PROCEEDS AS FOLLOWS: \* \* A \* B = 0.01 \* 2\*\*61) \* A \* B = 0.1 \* 2 \* \* 52) (NORMALIZED RESULT) MULT LAC EΑ ADD EΒ : EC = EXPONENT OF RESULT BEFORE SACL EC ; NORMALIZATION. LTMA MPY MB PAC ; (ACC) = MA \* MB\* ; TAKES CARE OF REDUNDANT SIGN BIT. SFL LARP AR0 LAR AR0,0 ; ARO IS INITIALIZED TO 0. \* NORM ; FINDS MSB AND MODIFIES AR0. SACH MC ; MC = MA \* MB (NORMALIZED) SAR AR0, TMP LAC EC SUB TMP SACL EC RET ; RETURN TO MAIN PROGRAM. Example 5–36. Using NORM for Floating-Point Multiply (TMS320C25) THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING THE NORM INSTRUCTION. THE INPUTS AND OUTPUTS ARE OF THE FORM: \* C = MC \* 2 \* \* ECSINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE NORMALIZED WITH A \* LEFT SHIFT OF EITHER 0 OR 1 IN THE ACCUMULATOR. THE EXPONENT OF THE RESULT IS \* ADJUSTED APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO NUMBERS A AND B, \* WHERE A =  $0.1 \times 2 \times 2$  AND B =  $0.1 \times 2 \times 4$ , PROCEEDS AS FOLLOWS: \* A \* B = 0.01 \* 2\*\*61) \* 2) A \* B = 0.1 \* 2 \* \* 5(NORMALIZED RESULT) MULT LAC EA ; EC = EXPONENT OF RESULT BEFORE ADD EB SACL EC ; NORMALIZATION.  $\mathbf{LT}$ MA MPY MB PAC ; (ACC) = MA \* MBSFL TAKES CARE OF REDUNDANT SIGN BIT. LARP AR5 LAR AR5,EC ; AR5 IS INITIALIZED WITH EC. NORM \*--; FINDS MSB AND MODIFIES AR5. SACH MC ; MC = MA \* MB (NORMALIZED) SAR AR5,EC RET ; RETURN TO MAIN PROGRAM.

Floating-point implementation programs often require denormalization as well as normalization to return results in a 16-bit format. Example 5–37 and

Example 5–38 illustrate the denormalizing of numbers that were normalized with the NORM instruction. This program assumes that the mantissa is in the accumulator and that the exponent is in an auxiliary register, which is the format of the NORM instruction after execution.

### Example 5–37. Using LACT for Denormalization (TMS32020)

```
THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM INSTRUCTION. THE
   DENORMALIZED NUMBER WILL BE IN THE ACCUMULATOR.
                                ; USE AR1 TO POINT AT BLOCK BO.
DENORM LARP 1
       LRLK AR1,200h
                                ; STORE EXPONENT AT 200h.
       SAR AR0,*+
                                ; STORE MANTISSA AT 201h.
       SACH *-
*
   SUBTRACT EXPONENT FROM 16 TO DETERMINE THE NUMBER OF SHIFTS REQUIRED TO
*
  DENORMALIZE.
                                ; LOAD ACCUMULATOR WITH EXPONENT.
             *
       LAC
            OUT
       B7
                                ; CHECK FOR ZERO EXPONENT.
       LACK 10h
       SUB
             *
            *
       SACL
       \mathbf{LT}
             *+
       LACT *
                                ; DENORMALIZE NUMBER.
                                ; RETURN TO MAIN PROGRAM.
       RET
OUT
       MAR
            *+
                                ; POINT TO MANTISSA.
       ZALH *
                                ; LOAD ACCUMULATOR WITH RESULT.
       RET
                                ; RETURN TO MAIN PROGRAM.
Example 5–38. Using LACT for Denormalization (TMS320C25)
   THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM INSTRUCTION (NORM *-).
*
  THE DENORMALIZED NUMBER WILL BE IN THE ACCUMULATOR
DENORM LARP
            1
                                : USE AR1 TO POINT AT BLOCK B0.
      LRLK AR1,200h
                                ; STORE EXPONENT AT 200h.
       SAR
            AR4,*+
       SACH *-
                                ; STORE MANTISSA AT 201h.
                                ; LOAD ACCUMULATOR WITH EXPONENT.
      LAC
            *
                                ; CHECK FOR ZERO EXPONENT.
       BZ
            OUT
      \mathbf{LT}
            *+
      LACT
            *
                                ; DENORMALIZE NUMBER.
                                ; RETURN TO MAIN PROGRAM.
       RET
                                ; POINT TO MANTISSA.
OUT
      MAR
            *+
                                ; LOAD ACCUMULATOR WITH RESULT.
       ZALH *
```

; RETURN TO MAIN PROGRAM.

### 5.6.7 Indexed Addressing

RET

The auxiliary register arithmetic unit (ARAU) allows the next indirect address to be calculated using increment/decrement calculations or indexed addressing in parallel to the current arithmetic operation. For example, in the multiplication of two matrices, the operation requires addressing across the rows (incrementing the address by one) or down the columns (incrementing by n). Example 5–39 gives the code for multiplying a row times a column of two 10×10 matrices. The first matrix resides in data RAM block B1, and the second matrix resides in block B0.

Example 5–39. Row Times Column

LARK	0,0Ah	; SET INDEX TO 10.
LARP	1	; AR1 FOR ADDRESSING THE COLUMN.
LRLK	1,300h	; POINT AR1 TO THE START OF BLOCK B1.
CNFP		; SET B0 TO PROG ADDRESS FOR PIPELINE.
ZAC		; INITIALIZE THE ACCUMULATOR.
MPYK	0	; CLEAR THE PRODUCT REGISTER.
RPTK	9	; REPEAT 10 TIMES AS MATRIX DIMENSION.
MAC	0FF00h,*0+	; MULTIPLY ROW TIMES COLUMN.
APAC		; EXECUTE FINAL ACCUMULATION.
		; ACCUMULATOR CONTAINS PRODUCT.

The algorithm in Example 5–39 executes in 22 machine cycles. The key to this performance is the parallel addressing of both multiplicands simultaneously. The operation is made possible by the use of the data bus to fetch one multiplicand and the program bus to fetch the other. The auxiliary register indexes down the column of one matrix while the PC generates incremental addressing of each row of the other matrix. Each cycle of the repeat loop performs the following operations:

- 1) Accumulates the previous product,
- 2) Multiplies the row element times the column element,
- 3) Increments the row address, and
- 4) Indexes the column address.

### 5.6.8 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Since the TMS320C2x processors are 16/32-bit fixed-point devices, software is required for the extended-precision of arithmetic operations. Subroutines that perform the extended-arithmetic functions for both the TMS32020 and TMS320C25 are provided in the examples of this section. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done.

The TMS320C25 has two features that help to make extended-precision calculations more efficient. One of the features is the carry status bit. This bit is affected by all arithmetic operations of the accumulator (ABS, ADD, ADDC, ADDH, ADDK, ADDS, ADDT, ADLK, APAC, LTA, LTD, LTS, MAC, MACD, MPYA, MPYS, NEG, SBLK, SPAC, SQRA, SQRS, SUB, SUBB, SUBC, SUBH, SUBK, SUBS, and SUBT). The carry bit is also affected by the rotate and shift accumulator instructions (ROL, ROR, SFL, and SFR) or may be explicitly modified by the load status register ST1 (LST1), reset carry (RC), and set carry (SC) instructions. For proper operation, the overflow mode bit should be reset (OVM = 0) so that the accumulator results will not be loaded with the saturation value. Note that this means that some additional code may be required if overflow of the most significant portion of the result is expected. The carry bit is set whenever the addition of a value from the input scaling shifter or the P register to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset because the carry out of bit 31 is a zero. One exception to this case is the ADDH instruction, which can only set, not reset, the carry bit. This allows the accumulation to generate the proper single carry when the addition to either the lower or upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit on the TMS320C25 for additions:

С	MSB LSB		C MSB	LSB
X + 1	F         F         F         F         F         I           0         0         0         0         0         0         0         0	ACC	X FFFF	FFFF ACC <u>FFFF</u> FFFE
× + 0	7     F     F     F     F     F       1       8     0     0     0     0     0	ACC	X 7 F F F + F F F F 1 7 F F F	FFFF ACC <u>FFFF</u> FFFE
× + 0	8 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 1	ACC	X 8000 + <u>FFFF</u> 1 7FFF	0 0 0 0 ACC <u>FFFF</u> FFFF
1 + 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	ACC (ADDC)	1 FFFF + 0000	F F F F (ACC (ADDC)
1 + 1	8       0       0       0       F       F       F       F         0       0       0       0       0       0       0       0         8       0       0       0       F       F       F       F	ACC (ADDH)	1 8 0 0 0 + 7 F F F 1 F F F F	F F F F ACC 0 0 0 0 (ADH) F F F F

Example 5–40 shows an implementation of two 64-bit numbers added to each other to obtain a 64-bit result. This example, which adds 16-bit parts and generates a carry (C) bit in the accumulator, will run on the TMS32020.

## Example 5–40. 64-Bit Addition (TMS32020)

* 64-BIT	RESULT. TH	RS ARE ADDED HE NUMBERS X 3,W2,W1,W0).	TO EACH OTH (X3,X2,X1,X0	ER PRODUCING A 64-BI 0) AND Y (Y3,Y2,Y1,Y(	T RESULT. THE )) ARE ADDED
* X3 X2 * + Y3 Y2 *	X1 X0 Y1 Y0				
* W3 W2 *	W1 W0				
ADD64 ZALS ADDS SACL SACH LAC	X0 Y0 W0 CARRY CARRY	; 2	ACC = 00 X0 ACC = 00 X0 + ACC = 00 C	00 YO = C WO	

ADDS	X1	;	ACC	=	00	С	+	00	X1						
ADDS	Y1	;	ACC	=	00	С	+	00	X1	+	00	¥1	=	С	W1
SACL	W1														
SACH	CARRY														
LAC	CARRY	;	ACC	=	00	С									
ADDS	X2	;	ACC	=	00	С	+	00	X2						
ADDS	Y2	;	ACC	=	00	С	+	00	¥2	+	00	¥2	=	С	W2
SACH	CARRY														
LAC	CARRY	;	ACC	=	00	С									
ADDS	X3	;	ACC	=	00	С	÷	00	ХЗ						
ADDS	¥3	;	ACC	=	00	С	+	00	Х3	+	00	Y3	=	С	W3
SACL	W3														
RET															

Example 5–41 illustrates the same addition as Example 5–40 but is specific to the TMS320C25 and to the TMS320C26. This implementation makes use of the carry (C) status bit, adding 32-bit parts.

### Example 5–41. 64-Bit Addition (TMS320C25 and TMS320C26)

	RS X	(X3,X	RS ARE <i>A</i> 2,X1,X0)									64-BIT ) RESU	r. Ti IN	HE W
	3 X2 X													
* + Y3 *	¥2 Y	1 10												
* W3 *	3 W2 W	1 WO												
ADD64 ZF	LH 2	X1		; ;	ACC	= X1	00							
AI	DDS 3	X0 .		•		= X1								
AI	DDS 1	Y0		; 2	ACC	= X1	X0 +	00	Y0					
		Y1		; 2	ACC	= X1	X0 +	Y1	Y0 =	• W1	W0			
		W0												
		W1												
		X3				= X3		~						
		X2 Y2		•		= X3 = X3			vo 1					
		12 Y3		•							W3 W	2		
		43 W2		, ,		лJ	n	10	12 1	<u> </u>		4		
		w3												
RE														

In a similar way to addition, the carry bit on the TMS320C25 is reset whenever the input scaling shifter or the P-register value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set because no borrow into bit 31 is required. One exception to this case is the SUBH instruction, which can only reset the carry bit. This allows the generation of the proper single carry when the subtraction from either the lower or upper half of the accumulator actually causes the borrow. The following examples help to demonstrate the significance of the carry bit for subtractions:

с	MSB LSB		C MSB	LSB
×_	0000 0000	ACC	× 0000	0 0 0 0 ACC
0	FFFF FFFF			<u>FFFF</u> 0 0 0 1
×	7 F F F F F F F F 1	ACC	X 7 F F F - F F F F	FFFF ACC FFFF
1	7 F F F F F F E		0 8000	0000
×	8 0 0 0 0 0 0 0 1	ACC	X 8000 - FFFF	0000 ACC FFFF
1	7FFFFFF		0 8000	0 0 0 1
0	0 0 0 0 0 0 0 0 0 0	ACC (SUBB)	0 F F F F	FFFF ACC 0 (SUBB)
0	FFFF FFFF		1 F F F F	FFFE
0	8000 FFFF 0001 0000	ACC (SUBH)	0 8000 - FFFF	FFFFACC 0000 (SUBH)
0	0 0 0 1 0 0 0 0 7 F F F F F F F	(·)	0 8 0 0 1	FFFF

Example 5–42 implements the subtraction of two 64-bit numbers on the TMS32020. A borrow (B) is generated within the accumulator for each of the 16-bit parts of the subtraction operation.

Example 5–42. 64-Bit Subtraction (TMS32020)

* TWO	64-ві	T NUMBE	ERS ARE SUE SUBTRACTED	TR	ACTED											Y
*	X3 X2 Y3 Y2															
~ * *	W3 W2	W1 W0														
SUB64	SUBS SACL	X0 Y0 W0			ACC ACC			- 00	) Y	0 =	в	W0			·	
	SACH LAC ADDS SUBS SACL	BORROW BORROW X1 Y1 W1		;	ACC ACC ACC	= B	+		_	00	¥1	= B	Wl			
	SACH LAC ADDS SUBS SACL	BORROW BORROW X2 Y2 W2		;	ACC ACC ACC	= B	+		1	00	¥2	= B	W2			
	SACH LAC ADDS SUBS SACL RET	BORROW BORROW X3 Y3 W3		;	ACC ACC ACC	= B	+			00	¥3	= в	W3			

The coding in Example 5–43 shows the advantage of using the carry (C) status bit on the TMS320C25 to implement the same subtraction as in Example 5–42.

### Example 5-43. 64-Bit Subtraction (TMS320C25)

* (Y3, * * X		,Y0) IS : X1 X0	RS ARE SU SUBTRACTED									NUMBER W1,W0).	Y
	V3 W2	W1 W0											
*													
SUB64 Z	ZALH	X1		;	ACC	= X1	00						
P	ADDS	X0		;	ACC	= X1	X0						
S	SUBS	YO	÷		ACC	= X1	X0 -	- 00	Y0				
S	SUBH	¥1		÷						= W1 W(	)		
	SACL	wo		'									
	SACH	W1											
	ZALS	X2			ACC	= 00	¥2						
	SUBB	¥2				= 00			v2 _	- C			
	ADDH	X3		•		= x3						×	
											12 1.12		
	SUBH	¥3		;	ACC	= X3	AZ -	- 13	12 -	-C = V	V3 W2		
	SACL	W2											
	SACH	W3											
F	RET												

The second feature of the TMS320C25 that assists in extended-precision calculations is the MPYU (unsigned multiply) instruction. The MPYU instruction allows two unsigned 16-bit numbers to be multiplied and the 32-bit result to be placed in the product register in a single cycle. Efficiency is gained by generating partial products from the 16-bit portions of a 32-bit or larger value instead of having to split the value into 15-bit or smaller parts.

Example 5–44 and Example 5–45 show implementations of multiplying two 32-bit numbers to obtain a 64-bit result. The coding of Example 5–44 will perform the 32-bit multiply on a TMS32020. The advantage in using the MPYU instruction can be observed in Example 5–45, which will execute on the TMS320C25.

Example 5–44. 32 × 32-Bit Multiplication (TMS32020)

\* TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT RESULT. THE NUMBERS X \* (X1,X0) AND Y (Y1,Y0) ARE MULTIPLIED RESULTING IN W (W3,W2,W1,W0).

*	X1 X0
*	Y1 Y0
*	
*	Y1*Y0
*	X0*Y0
*	X1*Y0
*	X0*Y1
*	
*	W3 W2 W1 W0

\* THE PROCEDURE FOR MULTIPLICATION IS TO SEPARATE THE 32-BIT MAGNITUDE VALUES OF \* X AND Y INTO THREE PARTS OF 2, 15, AND 15 BITS EACH. THE MULTIPLICATION BY \* PARTS THEN PRODUCES A 5-PART RESULT OF 3, 5, 15, 15, AND 15 BITS, WHICH ARE \* RECOMBINED INTO FOUR DATA WORDS OF 16 BITS EACH.

*						
*			X2	X1	X0	
*		×	¥2	Y1	Y0	
*						
*				X0*	۲U Y	
*			X1	*Y0		
*			X0	*Y1		
*		X	2*Y0			
*		X	1*Y1			
*		X	)*Y2			
*		X2*Y	1			
*		X1*Y	2			
*		X2*Y2	_			
*						
		W4 W	3 W2	W1	W0	
*						
* DET	ERMINE	THE SIG	IN O	F TI	IE PROL	DUCT.
*						
MPY32	ZALS	X1				ACCL = SXX X X XX X XX X XX X XX X
	XOR	Y1				ACCL = S
	SACH	SIGN,1				; SAVE THE PRODUCT SIGN $0 = +, 1 = -$ .
*						
* TAK	E THE A	ABSOLUTE	VAI	LUE	OF BOT	TH X AND Y AND REPARTITION.
*						
ABSX	ZALH	X1			1	; ACC = $X1  00$
	ADDS	X0				ACC = X1 X0
	ABS					
	SACH	X1,1			1	; SAVE   X2 X1  .
	AND	M7FFF				

	SACL	X0	:	SAVE   X0  .
	ZALS	x1	'	
	SACH	X2,1		SAVE   X2  .
	AND	M7FFF		
	SACL	X1		SAVE   X1   .
ABSY	ZALH	Y1		ACC = Y1 00
	ADDS	YO	;	ACC = Y1 Y0
	ABS			
	SACH	Y1,1	;	SAVE   Y2 Y1  .
	AND	M7FFF		
	SACL	Y0	;	SAVE   YO  .
	ZALS	Y1	•	
	SACH	Y2,1	•	SAVE   Y2  .
	AND	M7FFF	'	
	SACL	Y1		SAVE   Y1  .
*	DHEL	11	'	
	MTDT V			
* MOL	11211	X AND Y	TO PRO	
	* • •			(NYD ( DUNGETON TO N 1 DTE DV
MULT	LAC	X2	;	'AND' FUNCTION IS A 1-BIT BY
	AND	¥2	;	1-BIT MULTIPLICATION.
	SACL	W4		SAVE PARTIAL   W4  .
	LT	X0		T = X0
	MPY	YO	;	T = X0, P = X0*Y0
	PAC	WO	;	T = X0, P = X0*Y0, ACC = X0*Y0
	SACH	W1,1	;	SAVE PARTIAL   W1  .
	AND	M7FFF		
	SACL	WO	. ;	SAVE W0 .
	ZALS	W1	;	
*				ACC = X0 * Y0 * 2 * - 16
	MPY	¥1		T = X0, P = X0*Y1
*	PIF 1	II .		$ACC = X0 \cdot Y0 \cdot 2 \cdot - 16$
	T 17 N	<b>v</b> 1		
<b>ж</b>	LTA	X1	i	T = X1, P = X0*Y1
*			;	ACC = X0*Y1 + X0*Y0*2**-16
	MPY	YO	;	T = X1, P = X1*Y0
*			;	ACC = X0*Y1 + X0*Y0*2**-16
	LTA	X0	;	
*			;	
	SACH	W2,1	;	SAVE PARTIAL   W2  .
	AND	M7FFF		
	SACL	W1	;	SAVE   W1  .
	ZALS	W2		T = X0, P = X1*Y0
*			-	ACC = (X1*Y0 + X0*Y1)*2**-16
	MPY	¥2	;	T = X0, P = X0*Y2
*	···· •			ACC = (X1*Y0 + X0*Y1)*2**-16
	LTA	X1		T = X1, P = X0*Y2
*		<u> </u>		ACC = X0*Y2 + (X1*Y0 + X0*Y1)*2**-16
	MPY	¥1		T = X1, P = X1*Y1
*	MF 1	<b>11</b>		ACC = X0*Y2 + (X1*Y0 + X0*Y1)*2**-16
	T (11 )	220	i	
т	LTA	X2		T = X2, P = X1*Y1
*				ACC = X1*Y1 + X0*Y2 + (X1*Y0+X0*Y1)*2**-16
	MPY	YO	. i	T = X2, P = X2*Y0
*				ACC = X1*Y1 + X0*Y2 + (X1*Y0+X0*Y1)*2**-16
	LTA	X1		T = X1, P = X2*Y0
*				ACC = X2*Y0 + X1*Y1 + X0*Y2
*			;	+ (X1*Y0+X0*Y1)*2**-16
	SACH	W3,1		SAVE PARTIAL   W3  .
	AND	M7FFF	,	· ·
	SACL	W2	;	SAVE   W2
	ZALS	W3		T = X1, P = X2*Y0
*				ACC = (X2*Y0 + X1*Y1 + X0*Y2)*2**-16
	MPY	¥2		T = X1, P = X1*Y2
			'	

* LTA * MPY * APAC * ADD * SACH AND SACL *	M7FFF W3	<pre>; ACC = (X2*Y0 + X1*Y1 + X0*Y2)*2**-16 ; T = X2, P = X1*Y2 ; ACC = X1*Y2 + (X2*Y0 + X1*Y1 + X0*Y2)*2**-16 ; T = X2, P = X2*Y1 ; ACC = X1*Y2 + (X2*Y0 + X1*Y1 + X0*Y2)*2**-16 ; ACC = X2*Y1 + X1*Y2 ; + (X2*Y0 + X1*Y1 + X0*Y2)*2**-16 ; ACC = X2*Y2*2**15 + X2*Y1 + X1*Y2 ; + (X2*Y0 + X1*Y1 + X0*Y2)*2**-16 ; SAVE   W4  . ; SAVE   W3  .</pre>
<ul> <li>RECOMBIN</li> <li>ZAC SUB SACL</li> <li>LAC ADD ADD XOR SACL</li> <li>SACH LAC ADD XOR SACL</li> <li>SACH LAC ADD XOR SACL</li> <li>SACH LAC ADD XOR</li> <li>SACL</li> <li>SACH LAC ADD</li> <li>SACL</li> </ul>	E W AND GENERATE 2 SIGN SIGN W1,15 W0 SIGN SIGN W1 W2,14 W1 SIGN W1 W2 W3,13 W2 SIGN W2 W3 W4,12 W3 SIGN W3	S-COMPLEMENT RESULT. ; SIGN 0 = +, $-1 = -$ . ; ACC =   W1 00   ; ACC =   W1 W0   ; COMPLEMENT W0 WHEN SIGN = $-1$ . ; SAVE   W0  . ; SAVE PARTIAL   W1  . ; ACC =   W2 00   ; ACC =   W2 00   ; ACC =   W2 W1  . ; COMPLEMENT W1 WHEN SIGN = $-1$ . ; SAVE   W1  . ; SAVE PARTIAL   W2  . ; ACC =   W3 00   ; ACC =   W3 W2  . ; SAVE PARTIAL   W3  . ; SAVE PARTIAL   W3  . ; ACC =   W4 00   ; ACC =   W4 W3   ; COMPLEMENT W3 WHEN SIGN = $-1$ . ; SAVE   W3  .

Example 5–45. 32 × 32-Bit Multiplication (TMS320C25)

*														RESULT. 2,W1,W0		NUMBERS	X
* *	(	, .		x0	, _ 0 ,									2,12,10	, •		
*	_	·x	¥1	Y0	_												
*		V1	X0: *Y0	*Y0													
* *	2		*Y1														
* * *	W	3 W2	W1	W0													
*	DETER	MINE	THE	SIGN	OF	THE	PRO	DUC	r.								
MP	¥32 Z X	ALS OR	X1 Y1					•	CCL	SXX X S	x xx 	х -	xx x x 	xx x x 			

Advanced Arithmetic Operations

SACH SIGN,1 ; SAVE THE PRODUCT SIGN 0 = +, 1 = -. \* TAKE THE ABSOLUTE VALUE OF BOTH X AND Y. ; ACC = X1 00ABSX ZALH X1 ADDS X0 ACC = X1 X0; ABS SACH X1 X1 |. ï SAVE SACL X0 SAVE | X0 . ; ABSY ZALH Y1 ACC = Y1 00; ADDS ¥0 ACC = Y1 Y0; ABS Y1 |. SACH Y1 ; SAVE SACL Y0 ; SAVE | YO . \* MULTIPLY X AND Y TO PRODUCE W. MULT LT X0 T = X0ï MPYU Y0 T = X0, P = X0 \* Y0; SPLWO SAVE | WO . ; SPH W1 SAVE PARTIAL | W1|. ; T = X0, P = X0 \* Y1MPYU Y1 ; LTPX1 T = X1, P = X0\*Y0, ACC = X0\*Y1; MPYU Y0 T = X1, P = X1\*Y0, ACC = X0\*Y1; ADDS W1 =X1, P = X1\*Y0,т ; \* ACC = X0 \* Y1 + X0 \* Y0 \* 2 \* \* - 16; MPYA Y1 T = X1, P = X1\*Y1,; ACC = X1\*Y0 + X0\*Y1 + X0\*Y0\*2\*\*-16; SACL W1 SAVE | W1 |. ; SACH W2 SAVE PARTIAL | W2 |. ; ZALS W2 P = X1\*Y1,; ACC = (X1\*Y0 + X0\*Y1)\*2\*\*-16; BNC SUM TEST FOR CARRY FROM W2. ; ADDH ONE SUM APAC ; ACC = X1\*Y1 + (X1\*Y0 + X0\*Y1)\*2\*\*-16SACL W2 SAVE | W2 |. ; SACH SAVE | W3 |. W3 ; \* TEST THE SIGN OF THE PRODUCT; NEGATE IF NEGATIVE. \* ٠ LAC SIGN BZDONE ; RETURN IF POSITIVE. \* ; ACC = ZALH W1 W1 00 ADDS W0 ; ACC = W1 WO CMPL ; ACC = W1 W0 AND CARRY GENERATION ADD. ONE SACL WO SAVE W0. ; SACH W1 SAVE W1. ; ; ACC = ZALS W2 00 W2 ADDH W3 ; ACC = | W3 W2 CMPL ADDC ZERO ; ACC = W3 W2SACL SAVE | W2|. W2 ; SACH W3 ; SAVE | W3 |.

DONE RET

# 5.7 Application-Oriented Operations

The TMS320C2x efficiently implements many common digital signal processing algorithms. The architecture discussed in Chapter 3 supports features that solve numerically intensive problems usually characterized by multiply/accumulates. Some device-specific features that aid in the implementation of specific algorithms include companding, filtering, Fast Fourier Transforms (FFT), and PID control. These applications require I/O performed either in parallel or serial. Hardware requirements for I/O are discussed in Chapters 3 and 6.

# 5.7.1 Companding

In the area of telecommunications, one of the primary concerns is the I/O bandwidth in the communications channel. One way to minimize this bandwidth is by companding (COMpress/exPAND). Companding is defined by two international standards, A-law and  $\mu$ -law, both based on the compression of the equivalent of 13 bits of dynamic range into an 8-bit code. The standard employed in the United States and Japan is  $\mu$ -law; the European standard is A-law. Detailed descriptions and code examples of both types are presented in an application report on companding routines included in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The technique of companding allows the digital sample information corresponding to a 13-bit dynamic range to be transmitted as 8-bit data. For processing in the TMS320C2x, it is necessary to convert the 8-bit (logarithmic) sign-magnitude data to a 16-bit 2s-complement (linear) format. Prior to output, the linear result must be converted to the compressed or companded format. Table lookup or conversion subroutines may be used to implement these functions.

Software routines for  $\mu$ -law and A-law companding, flowcharts, companding algorithms, and detailed descriptions are provided in the application report on companding routines mentioned above. The algorithm space and time requirements for  $\mu$ -law and A-law companding on the TMS32020/C25 are given in Table 5–1.

Function	Memory W Program	ords Data	Program C Initializatio	-	Time (μs) Required <sup>†</sup> '20 'C25		
μ-Law:		<u> </u>					
Compression	74	8	19	45	9	45	
Expansion	276	2	14	5	1	0.5	
A-Law:							
Compression	100	8	19	50	10	5	
Expansion	276	2	14	5	1	0.5	

Table 5–1. Program Space and Time Requirements for µ-/A-Law Companding

† Assuming initialization

‡ Worst case

In expanding from the 8-bit data to the 13-bit linear representation, table lookup is very effective because the table length is only 256 words. This is especially true for a microcomputer design because the TMS320C25 has 4K words of mask-programmable ROM, and the TMS320E25 has 4K words of EPROM. The table lookup technique requires three instructions (four words of program memory), one data memory location, 256 words of table memory, and seven instruction cycles (program in on-chip ROM) to execute.

LAC	SAMPLE		;	LOAD 8-BIT DATA.
ADLK	MUTABL	•	;	ADD THE CONVERSION TABLE BASE ADDRESS.
TBLR	SAMPLE		;	READ THE CORRESPONDING LINEAR VALUE.

The above conversion could be programmed as a subroutine. This would eliminate the need for a table but would increase execution time and require additional data memory locations.

When the output data has been determined in a system transmitting companded data, a compression of the data must be performed. The compression reduces the data back to the 8-bit format. Unless memory for a table of length 16384 is acceptable, the table lookup approach must be abandoned for conversion routines. Details of these implementations may be found in the application report on companding.

Access to new companding code as it becomes available is provided via the TMS320 DSP Bulletin Board Service. The bulletin board contains TMS320 source code from application reports included in *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A). See the TMS320 Family Development Support Reference Guide (literature number SPRU011A) for information on how to access the bulletin board.

## 5.7.2 FIR/IIR Filtering

Digital filters are a common requirement for digital signal processing systems. The filters fall into two basic categories: finite impulse response (FIR) and Infinite impulse response (IIR) filters. For either category of filter, the coefficients of the filter (weighting factors) may be fixed or adapted during the course of the signal processing. Presented in Digital Signal Processing Applications with the TMS320 Family (literature number SPRA012A), an application report discusses the theory and implementation of digital filters.

The 100-ns instruction cycle time of the TMS320C25 reduces the execution time of all filters — especially the IIR filters — because fewer multiply/accumulate routines are required. Correspondingly, the amount of data memory for samples and coefficients is not usually the limiting factor. Because of sensitivity to guantization of the coefficients themselves, IIR filters are usually implemented in cascaded second-order sections. This translates to instruction code consisting of LTD-MPY instruction pairs rather than MACDs. Example 5-46 illustrates an implementation of a second-order IIR filter.

Example 5–46. Implementing an IIR Filter

```
THE FOLLOWING EQUATIONS ARE USED TO IMPLEMENT AN IIR FILTER:
  d(n) = x(n) + d(n - 1)a1 + d(n - 2)a2
  y(n) = d(n)b0 + d(n - 1)b1 + d(n - 2)b2
START IN
            XN,PAO
                                 ; INPUT NEW VALUE XN
     LAC
            XN,15
                                 ; LOAD ACCUMULATOR WITH XN
     \mathbf{LT}
            DNM1
     MPY
            A1
     LTD
            DNM2
     MPY
            A2
     APAC
     SACH
            DN,1
                                 ; d(n) = x(n) + d(n - 1)a1 + d(n - 2)a2
     ZAC
     MPY
            B2
     LTD
            DNM1
     MPY
            B1
     LTD
            DN
     MPY
            в0
     APAC
     SACH
            YN,1
                                 ; y(n) = d(n)b0 + d(n - 1)b1 + d(n - 2)b2
     OUT
                                 ; YN IS THE OUTPUT OF THE FILTER
            YN,PA1
```

FIR filters also benefit from the faster instruction cycle time. An FIR filter reguires many more multiply/accumulates than does the IIR filter with equivalent sharpness at the cutoff frequencies and distortion and attenuation in the passbands and stopbands. The TMS320C2x can help solve this problem by making longer filters feasible to implement. This is accomplished by allowing the coefficients to be fetched from program memory at the same time as a sample is being fetched from data memory. The simple implementation of this process uses the MACD instruction with the RPT/RPTK instruction.

RPTK 255 MACD

COEFFP, \*-

The coefficients on the TMS32020 may be stored anywhere in on-chip RAM. Filters of up to 256 taps can be implemented at an execution speed of 200 ns per tap.

The coefficients on the TMS320C25 may be stored anywhere in program memory (reconfigurable on-chip RAM, on-chip ROM, or external memories). When the coefficients are stored in on-chip ROM or externally, the entire on-chip data RAM may be used to store the sample sequence. Ultimately, this allows filters of up to 512 taps to be implemented on the TMS320C25. The filter executes at full speed or 100 ns per tap as long as the memory supports full-speed execution.

### 5.7.3 Adaptive Filtering

With FIR/IIR filtering, the filter coefficients may be fixed or adapted. If the coefficients are adapted or updated with time, then another factor impacts the computational capacity. This factor is the requirement to adapt each of the coefficients, usually with each sample. The MPYA or MPYS and ZALR instructions on the TMS320C25 aid with this adaptation to reduce the execution time.

A means of adapting the coefficients on the TMS320C2x is the least-meansquare (LMS) algorithm given by the following equation:

$$\begin{split} b_{k} & (i+1) = b_{k}(i) + 2B \ e(i) \times (i-k) \\ & \text{where } e(i) = x(i) - y(i) \\ & \text{and } y(i) \sum_{K=0}^{N-1} b_{k} x(i-k) \end{split}$$

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor 2\*B\*e(i) is a constant. This factor can then be computed once and stored in the T register for each of the updates. Thus, the computational requirement has become one multiply/accumulate plus rounding. Without the new instructions, the adaptation of each coefficient is five instructions corresponding to five clock cycles. This is shown in the following instruction sequence:

LRLK AR2, COEFFD ; LOAD ADDRESS OF COEFFICIEN	NTS.
LRLK AR3,LASTAP ; LOAD ADDRESS OF DATA SAMP	LES.
LARP AR2	
LT ERRF ; errf = 2*B*e(i)	
, •	
•	
•	
ZALH *, AR3 ; ACC = $bk(i) * 2 * * 16$	
ADD ONE,15 ; ACC = $bk(i)*2**16 + 2**15$	
MPY *-, AR2	
APAC ; ACC = $bk(i) * 2 * 16 + errf * 2 * 16 + errf * 2 * 2 * 16 + errf * 2 * 2 * 2 * 2 * 2 * 2 * 2 * 2 * 2 * $	x(i - k) + 2**15
SACH $*+$ ; SAVE $bk(i + 1)$ .	• •

Hardware Applications

When the MPYA and ZALR instructions on the TMS320C25 are used, the adaptation reduces to three instructions corresponding to three clock cycles, as shown in the following instruction sequence. Note that the processing order has been slightly changed to incorporate the use of the MPYA instruction. This is due to the fact that the accumulation performed by the MPYA is the accumulation of the previous product.

```
LRLK AR2,COEFFD ; LOAD ADDRESS OF COEFFICIENTS.

LRLK AR3,LASTAP ; LOAD ADDRESS OF DATA SAMPLES.

LARP AR2

LT ERRF ; errf = 2*B*e(i)

.

.

ZALR *,AR3 ; ACC = bk(i)*2**16 + 2**15

MPYA *-,AR2 ; ACC = bk(i)*2**16 + errf*x(i - k) + 2**15

; PREG = errf*x(i - k + 1)

SACH *+ ; SAVE bk(i + 1).
```

Example 5–47 shows a routine to filter a signal and update the coefficients. Example 5–48 and Example 5–49 provide the conclusion to the adaptive FIR filter routine for the TMS32020 and TMS320C25, respectively.

Adaptive filter length is restricted both by execution time and memory. Due to the adaptation, there is more processing to be completed per sample, and the adaptation itself dictates that the coefficients be stored in the reconfigurable block of on-chip RAM. Thus, the practical limit of an adaptive filter with no external data memory is 256 taps.

Example 5-47.	256-Tap	Adaptive	FIR Filter
---------------	---------	----------	------------

```
.title 'ADAPTIVE FILTER'
   .def ADPFIR
   .def X,Y
  THIS 256-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK B0 FOR COEFFICIENTS
*
  AND BLOCK B1 FOR DATA SAMPLES. THE NEWEST INPUT SHOULD BE IN MEMORY LOCATION X
  WHEN CALLED. THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED. ASSUME THAT
  THE DATA PAGE IS 0 WHEN THE ROUTINE IS CALLED.
                               ; BO PROGRAM MEMORY ADDRESS
COEFFP.set 0FF00h
COEFFD.set 0200h
                               ; BO DATA MEMORY ADDRESS
                               ; CONSTANT ONE (DP = 0)
ONE
      .set 7Ah
                               ; ADAPTATION CONSTANT (DP = 0)
      .set 7Bh
BETA
      .set 7Ch
.set 7Dh
.set 7Eh
                              ; SIGNAL ERROR (DP = 0)
ERR
                              ; ERROR FUNCTION (DP = 0)
ERRF
                              ; FILTER OUTPUT (DP = 0)
Y
                              ; NEWEST DATA SAMPLE (DP = 0)
      .set 7Fh
х
                              ; NEXT NEWEST DATA SAMPLE
FRSTAP.set 0300h
                              ; OLDEST DATA SAMPLE
LASTAP.set 03FFh
      .text
```

FINITE IMPULSE RESPONSE (FIR) FILTER. ADPFIR CNFP ; CONFIGURE B0 AS PROGRAM: ; Clear the P register. MPYK 0 LAC ONE,14 ; Load output rounding bit. LARP AR3 LRLK AR3,LASTAP ; Point to the oldest sample. RPTK FIR 255 MACD COEFFP, \*--; 256-tap FIR filter. CNFD ; CONFIGURE B0 AS DATA: APAC SACH Y,1 ; Store the filter output. NEG ; Add the newest input. ADD X,15 ; err(i) = x(i) - y(i)SACH ERR.1 \* LMS ADAPTATION OF FILTER COEFFICIENTS.  $\mathbf{LT}$ ERR MPY BETA PAC ; errf(i) = beta \* err(i) ADD ONE,14 ; ROUND THE RESULT. SACH ERRF,1 \*+ MAR LAC х ; INCLUDE NEWEST SAMPLE. SACL \* LRLK AR2, COEFFD ; POINT TO THE COEFFICIENTS. LRLK AR3,LASTAP ; POINT TO THE DATA SAMPLES.  $\mathbf{LT}$ ERRF MPY \*-, AR2 ; P = 2\*beta\*err(i)\*x(i-255)Example 5–48. Adaptive Filter Routine Concluded (TMS32020) ; LOAD ACCH WITH b255(i). ADAPT ZALH \*, AR3 ADD ONE,15 ; ADD ROUNDING BIT. ; b255(i + 1) = b255(i) + PAPAC MPY \*-, AR2 ; P = 2\*beta\*err(i)\*x(i - 254) SACH \*+ ; STORE b255(i + 1). \* ; LOAD ACCH WITH b254(i). ZALH \*,AR3 ; ADD ROUNDING BIT. ADD ONE,15 APAC ; b254(i + 1) = b254(i) + PMPY \*-, AR2 ; P = 2\*beta\*err(i)\*x(i - 253)SACH \*+ ; STORE b254(i + 1). \* ; LOAD ACCH WITH b253(i). ZALH \*,AR3 ADD ; ADD ROUNDING BIT. ONE,15 ; b253(i + 1) = b253(i) + PAPAC MPY \*—, AR2 ; P = 2\*beta\*err(i)\*x(i - 252)SACH \*+ ; STORE b253(i + 1). • ZALH \*,AR3 ; LOAD ACCH WITH b1(i). ; ADD ROUNDING BIT. ADD ONE,15 ; b1(i + 1) = b1(i) + PAPAC MPY ; P = 2\*beta\*err(i)\*x(i - 0)\*—,AR2

SACH *+ ; STORE b1(i + 1). * ZALH * ; LOAD ACCH WITH b0(i). ADD ONE,15 ; ADD ROUNDING BIT. APAC ; b0(i + 1) = b0(i) + P SACH *+ ; STORE b0(i + 1). * RET ; RETURN TO CALLING ROUTINE. Example 5-49. Adaptive Filter Routine Concluded (TMS320C25) * ADAPT ZALR *,AR3 ; LOAD ACCH WITH b255(i) & ROUND. MPYA *-,AR2 ; b255(i + 1) = b255(i) + P * SACH *+ ; STORE b255(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b254(i) & ROUND. MPYA *-,AR2 ; b254(i + 1) = b254(i) + P * ZALR *,AR3 ; LOAD ACCH WITH b254(i) & ROUND. MPYA *-,AR2 ; b254(i + 1) = b254(i) + P * ZALR *,AR3 ; LOAD ACCH WITH b253(i) & ROUND. MPYA *-,AR2 ; b253(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b253(i) & ROUND. MPYA *-,AR2 ; b253(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b253(i) & ROUND. MPYA *-,AR2 ; b253(i + 1) = b253(i) + P * SACH *+ ; STORE b253(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b1(i) & ROUND. MPYA *-,AR2 ; b1(i + 1) = b23(i) + P * SACH *+ ; STORE b1(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b1(i) & ROUND. MPYA *-,AR2 ; b1(i + 1) = b1(i) + P * SACH *+ ; STORE b1(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b1(i) & ROUND. MPYA *-,AR2 ; b1(i + 1) = b1(i) + P * SACH *+ ; STORE b1(i + 1). * ZALR * ; LOAD ACCH WITH b0(i) & ROUND. APAC ; b0(i + 1) = b0(i) + P SACH *+ ; STORE b0(i + 1). * Table 5-2 provides a comparison of data memory. program					
ZALH * ; LOAD ACCH WITH b0(i). ADD ONE, 15 ; ADD ROUNDING BIT. APAC ; b0(i + 1) = b0(i) + P SACH *+ ; STORE b0(i + 1). * RET ; RETURN TO CALLING ROUTINE. Example 5-49. Adaptive Filter Routine Concluded (TMS320C25) * ADAPT ZALR *,AR3 ; LOAD ACCH WITH b255(i) & ROUND. MPYA *-,AR2 ; b255(i + 1) = b255(i) + P * SACH *+ ; STORE b255(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b254(i) & ROUND. MPYA *-,AR2 ; b254(i + 1) = b254(i) + P * ; P = 2*beta*err(i)*x(i=253) SACH *+ ; STORE b254(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b253(i) & ROUND. MPYA *-,AR2 ; b253(i + 1) = b253(i) + P * ; P = 2*beta*err(i)*x(i=253); SACH *+ ; STORE b254(i + 1). * ZALR *,AR3 ; LOAD ACCH WITH b253(i) & ROUND. MPYA *-,AR2 ; b253(i + 1) = b253(i) + P * ; P = 2*beta*err(i)*x(i=252); SACH *+ ; STORE b253(i + 1). * ; ZALR *,AR3 ; LOAD ACCH WITH b1(i) & ROUND. MPYA *-,AR2 ; b1(i + 1) = b1(i) + P * ; P = 2*beta*err(i)*x(i=0); SACH *+ ; STORE b1(i + 1). * ; ZALR *,AR3 ; LOAD ACCH WITH b1(i) & ROUND. MPYA *-,AR2 ; b1(i + 1) = b1(i) + P * ; P = 2*beta*err(i)*x(i - 0); SACH *+ ; STORE b1(i + 1). * ; ZALR * ; LOAD ACCH WITH b0(i) & ROUND. APAC ; b0(i + 1) = b0(i) + P; SACH *+ ; STORE b1(i + 1). * ; RET ; RETURN TO CALLING ROUTINE.		SACH	*+	;	STORE bl(i + 1).
<pre>RET ; RETURN TO CALLING ROUTINE. Example 5-49. Adaptive Filter Routine Concluded (TMS320C25) * ADAPT ZALR *, AR3 ; LOAD ACCH WITH b255(i) &amp; ROUND. MPYA *-, AR2 ; b255(i + 1) = b255(i) + P * SACH *+ ; STORE b255(i + 1). * ZALR *, AR3 ; LOAD ACCH WITH b254(i) &amp; ROUND. MPYA *-, AR2 ; b254(i + 1) = b254(i) + P * SACH *+ ; STORE b254(i + 1). * ZALR *, AR3 ; LOAD ACCH WITH b253(i) &amp; ROUND. MPYA *-, AR2 ; b253(i + 1) = b253(i) + P * SACH *+ ; STORE b253(i + 1). * ZALR *, AR3 ; LOAD ACCH WITH b253(i) &amp; ROUND. MPYA *-, AR2 ; b253(i + 1) = b253(i) + P * SACH *+ ; STORE b253(i + 1). * ZALR *, AR3 ; LOAD ACCH WITH b1(i) &amp; ROUND. MPYA *-, AR2 ; b1(i + 1) = b1(i) + P * SACH *+ ; STORE b253(i + 1). * ZALR *, AR3 ; LOAD ACCH WITH b1(i) &amp; ROUND. MPYA *-, AR2 ; b1(i + 1) = b1(i) + P * * SACH *+ ; STORE b1(i + 1). * RET ; LOAD ACCH WITH b0(i) &amp; ROUND. * * RET ; RETURN TO CALLING ROUTINE.</pre>		ADD APAC	ONE,15	;;	ADD ROUNDING BIT. b0(i + 1) = b0(i) + P
<pre>* ADAPT ZALR *,AR3     MPYA *-,AR2     SACH *+     SACH *+     SACH *+     SACH *+     STORE b255(i + 1) = b255(i) &amp; ROUND.     MPYA *-,AR2     SACH *+     STORE b255(i + 1). *     ZALR *,AR3     SACH *+     STORE b254(i + 1) = b254(i) &amp; ROUND.     MPYA *-,AR2     SACH *+     STORE b254(i + 1). *     ZALR *,AR3     SACH *+     STORE b254(i + 1). *     ZALR *,AR3     SACH *+     STORE b253(i) &amp; ROUND.     MPYA *-,AR2     SACH *+     STORE b253(i + 1). *     ZALR *,AR3     SACH *+     STORE b253(i + 1). *     ZALR *,AR3     SACH *+     STORE b253(i + 1). *     ZALR *,AR3     SACH *+     STORE b253(i + 1). *     ZALR *,AR3     SACH *+     STORE b1(i + 1) = b1(i) + P     SACH *+     SACH *+     STORE b1(i + 1). *     ZALR *     AR2     SACH *+     STORE b1(i + 1). *     ZALR *     RET     STORE b0(i + 1). * </pre>	*	RET		;	RETURN TO CALLING ROUTINE.
ADAPT ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * SACH *+ SACH *+ * SACH *+ * SACH *+ * SACH *+ * SACH *+ * SACH *- SACH *+ * SACH *+ SACH *+ SACH *+ SACH *- * SACH *- SACH *- SAC		9 5-49.	Adaptive Filter Routine	Cor	ncluded (TMS320C25)
<pre>ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * ZALR *,AR3 MPYA *-,AR2 * ZALR *,AR3 MPYA *-,AR2 * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * SACH *+ * ZALR *,AR3 MPYA *-,AR2 * SACH *+ * ZALR *,AR3 * CALR * * CALLING ROUTINE. * CALLING ROUTINE.</pre>	ADAPT *	MPYA	*-, AR2	;;	b255(i + 1) = b255(i) + P P = 2*beta*err(i)*x(i-254)
<pre>ZALR *,AR3 MPYA *-,AR2 * SACH *+ ZALR *,AR3 SACH *+ ZALR *,AR3 MPYA *-,AR2 * SACH *+ ZALR *,AR3 MPYA *-,AR2 * STORE b253(i + 1). * SACH *+ * STORE b1(i + 1) = b1(i) + P * P = 2*beta*err(i)*x(i - 0) SACH *+ * STORE b1(i + 1). * ZALR * APAC SACH *+ * RET * RET * RET * RET * RET * STORE b0(i + 1).</pre>	*	MPYA	*-, AR2	;;	b254(i + 1) = b254(i) + P P = 2*beta*err(i)*x(i-253)
MPYA *-, AR2 ; bl(i + 1) = bl(i) + P ; P = 2*beta*err(i)*x(i - 0) ; SACH *+ ; STORE bl(i + 1). * ZALR * ; LOAD ACCH WITH b0(i) & ROUND. ; b0(i + 1) = b0(i) + P ; SACH *+ ; STORE b0(i + 1). * RET ; RETURN TO CALLING ROUTINE.		MPYA SACH	*-, AR2	;;	b253(i + 1) = b253(i) + P P = 2*beta*err(i)*x(i-252)
ZALR * ; LOAD ACCH WITH b0(i) & ROUND. APAC ; b0(i + 1) = b0(i) + P SACH *+ ; STORE b0(i + 1). * RET ; RETURN TO CALLING ROUTINE.		МРҮА	*-, AR2	;;	bl(i + 1) = bl(i) + P P = 2*beta*err(i)*x(i - 0)
·		APAC	<i>,</i>	;	b0(i + 1) = b0(i) + P
		RET	Table 5-2 pr	•	

Table 5–2 provides a comparison of data memory, program memory, and CPU cycles for a 256-tap adaptive FIR filter implementation using the TMS32020 and TMS320C25. Note that n = 256 in the table.

Table 5–2. 256-Tap Adaptive Filtering Memory Space and Time Requirements

Device	Words In Memory Data Program	CPU Cycles
TMS32020	5 + 2n 29 + 5n	30 + 6n
TMS320C25	5 + 2n 30 + 3n	33 + 4n

# 5.7.4 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool used often in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementations

of Fourier transforms that are computationally efficient are known as Fast Fourier Transforms (FFTs). The theory and implementation of FFTs on the TMS32020 has been discussed in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The TMS320C25 reduces the execution time of all FFTs by virtue of its 100-ns instruction cycle time. In addition to the shorter cycle time, an addressing feature has been added to the TMS320C25, which provides execution speed and program memory enhancements for radix-2 FFTs. As demonstrated in Figure 5–6 and Figure 5–7, the inputs or outputs of an FFT are not in sequential order — that is, they are scrambled. The scrambling of the data addressing is a direct result of the radix-2 FFT derivation. Observation of the figures and the relationship of the input and output addressing in each case reveal that the address indexing is a bit-reversed order, as shown in Table 5–3. As a result, either the data input sequence or the data output sequence must be scrambled in association with the execution of the FFT.





Figure 5-6. An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs

Figure 5-7. An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs



Index	Bit Pattern	Bit-reversed Pattern	Bit-reversed Index
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

Table 5–3. Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT

On the TMS32020, the bit reversal is handled by loading the accumulator with pairs of points that must be swapped and then storing them back in the swapped locations. An addressing feature that uses reverse carry-bit propagation allows the TMS320C25 to scramble the inputs or outputs while it is performing the I/O. The addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode (a derivative of indexed addressing), a value (index) contained in AR0 is either added to or subtracted from the auxiliary register being pointed to by the ARP. However, the carry bit is propagated in the reverse direction rather than the forward direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversal address sequence is to load AR0 with a value corresponding to one-half the length of the FFT and to load another auxiliary register, for example, AR1, with the base address of the data array. Implementations of FFTs involve complex arithmetic; as a result, there are two data memory locations (one real and one imaginary) associated with every data sample. Generally, the samples are stored in memory in pairs with the real part in the even address locations and the imaginary part in the odd address location. This means that the offset from the base address for any given sample is twice the sample index. Real input data is easily transferred into the data memory and stored in the scrambled order, with every other location in the data memory representing the imaginary part of the data.

The following list shows the contents of auxiliary register AR1 when AR0 is initialized with a value of 8 (8-point FFT) and when data is being transferred by the code that follows.

			MSB			LSB	
		AR0:	0000	0000	0000	1000	8-Point FFT
		AR1	0000	0010	0000	0000	Base Address
RPTK IN	7 *BR0+,PA0						
		AR1:	0000	0010	0000	0000	XR(0)
		AR1:	0000	0010	0000	1000	XR(4)
		AR1:	0000	0010	0000	0100	XR(2)
		AR1:	0000	0010	0000	1100	XR(6)
		AR1:	0000	0010	0000	0010	XR(1)
		AR1:	0000	0010	0000	1010	XR(5)
		AR1:	0000	0010	0000	0110	XR(3)
		AR1:	0000	0010	0000	1110	XR(7)

Example 5–50 consists of lists of macros used in the implementation of FFTs. The first macro implements the bit reversal as required for the TMS32020 and is not necessary for implementations on the TMS320C25.

```
Example 5–50. FFT Macros
```

```
BITREV $MACRO PR, PI, QR, QI
*
*
   BIT REVERSAL CODE - SWAP PR AND QR, SWAP PI AND QI.
*
   ZALH
             :PR:
   ADDS
             :OR:
   SACL
             :PR:
   SACH
             :QR:
   ZALH
             :PI:
  ADDS
             :QI:
   SACL
             :PI:
   SACH
             :QI:
   $END
COMBO $MACRO
                            R1, I1, R2, I2, R3, I3, R4, I4
   CALCULATE PARTIAL TERMS FOR R3, R4, I3, AND I4.
*
                                 ; ACC
       LAC :R3:,14
                                         :=(1/4)(R3)
```

*	ADD :R4:,1 SACH :R3:,1 SUB :R4:,1 SACH :R4:,1 LAC :I3:,1 ADD :I4:,1 SACH :I3:,1 SUB :I4:,1 SACH :I4:,1	; R3 5 ; AC ; R4 4 ; AC 4 ; AC 4 ; I3	$\begin{array}{rcl} & : & = & (1/2) & (R3 + 1) \\ & : & = & (1/4) & (R3 + 1) \\ & : & = & (1/2) & (R3 - 1) \\ & : & = & (1/2) & (R3 + 1) \\ & : & = & (1/4) & (I3 + 1) \\ & : & = & (1/2) & (I3 + 1) \\ & : & = & (1/2) & (I3 + 1) \\ \end{array}$	R4) R4)-(1/2)(R4) R4) 14) 14) 14)-(1/2)(14)
* CALC	ULATE PARTIAN LAC :R1:,1 ADD :R2:,1 SACH :R1:,1 SUB :R2:,1 ADD :I4:,1 SACH :R2: SUBH :I4:,1 SACH :R4: DMOV :R4: SACH :R4: LAC :I1:,1 ADD :I2:,1 SACH :I1:,1 SUB :I2:,1 SUB :I4:,1 SACH :I2: ADDH :I4: SACH :I4:	4 ; AC ; R1 5 ; AC 5 ; AC 5 ; AC ; R2 ; AC ; I4 4 ; AC 4 ; AC ; I1 5 ; AC	$\begin{array}{rcl} & : & = & (1/4) & (R1) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/2) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & = & (1/4) & (R1 + 4) \\ & : & : & (R1 + 4) & (R1 + 4) \\ & : & $	$\begin{array}{l} \cdot \ R2 \\ \cdot \ R2 \\ - \ R2 \\ - \ R2 \\ - \ R2 \\ - \ R2 \\ + \ (I3 - I4)] \\ - \ R2 \\ + \ (I3 - I4)] \\ - \ R2 \\ - \ R2 \\ - \ (I3 - I4)] \\ R3 - R4 \\ - \ R2 \\ - \ (I3 - I4)] \\ - \ R2 \\ - \ R2 \\ - \ (I3 - I4)] \end{array}$
* CALC	ULATE PARTIAN LAC :R1:,1 ADD :R3:,1 SACH :R1: SUBH :R3: SACH :R3: LAC :I1:,1 ADD :I3:,1 SACH :I1: SUBH :I3: SACH :I3: \$END	5 ; AC ; R1 ; AC ; R3 5 ; AC	$\begin{array}{rcl} C & : = (1/4) & (R1+F) \\ : = (1/4) & [(R1) \\ : = (R1) & [(R1) & [(R1) & [(R1) \\ : = (R1) & [(R1) & [(R1) & [(R1) \\ : = (R1) & [(R1) $	+ R2) + (R3 + R4)] + R2) + (R3 + R4)] + R2) - (R3 + R4)] + R2) - (R3 + R4)] + R2) - (R3 + R4)]
* ZERO	\$MACRO	PR,PI,QR,QI		
* CALC	ULATE Re[P+Q LAC :PR:,1 ADD :QR:,1 SACH :PR: SUBH :QR: SACH :QR:	5 : AC 5 ; AC ; PR ; AC	C := (1/2) (PR + 1) := (1/2) (PR + 1)	- QR) - QR) — (QR)
	ULATE Im[P+Q LAC :PI:,1 ADD :QI:,1 SACH :PI: SUBH :QI: SACH :QI: SACH :QI: SEND	5 ; AC 5 ; AC ; PI ; AC		- QI) - QI) (QI)
PIBY4 *	\$MACRO	PR,PI,QR,QI,W		

; T REGISTER : = W = COS(PI/4) = SIN(PI/4) $\mathbf{LT}$ :W: ; ACC LAC : = (1/4) (QI):QI:,14 ; ACC SUB :QR:,14 : = (1/4) (QI - QR); QI : = (1/2) (QI - QR)SACH :QI:,1 ; ACC := (1/4) (QI + QR)ADD :OR:,15 ; QR := (1/2) (QI + QR)SACH :OR:,1 ; ACC = (1/4) (PR):PR:,14 LAC ; P REGISTER : = (1/4) (QI - QR) \*W MPY :QR: ; ACC : = (1/4) [PR + (QI + QR) \*W]APAC : = (1/2) [PR + (QI + QR) \*W]; PR SACH :PR:,1 ; ACC : = (1/4) (PR)SPAC ; ACC : = (1/4) [PR - (QI + QR) \*W]SPAC : = (1/2) [PR - (QI + QR) \*W]SACH :QR:,1 : QR ; ACC LAC :PI:,14 : = (1/4) (PI); P REGISTER : = (1/4) (QI - QR) \*W MPY :OI: ; ACC : = (1/4) [PI + (Q1 - QR) \*W]APAC ; PI : = (1/2) [PI + (QI - QR) \*W]SACH :PI:,1 ; ACC : = (1/4) (PI)SPAC ; ACC : = (1/4) [PI - (QI - QR) \*W]SPAC : = (1/2) [PI - (QI - QR) \*W]; QI SACH :QI:,1 \$END PIBY2 \$MACRO PR,PI,QR,QI CALCULATE Re[P+jQ] AND Re[P-jQ]\* ; ACC : = (1/2) (PI)LAC :PI:,15 ; ACC : = (1/2) (PI - QR)SUB :OR:,15 ; PI SACH :PI: : = (1/2) (PI - QR)ADDH :OR: ; ACC : = (1/2) (PI - QR) + (QR)SACH :OR: ; QR : = (1/2) (PI + QR)CALCULATE Im[P+jQ] AND Im[P-jQ] ; ACC : = (1/2) (PR)LAC :PR:,15 ; ACC : = (1/2) (PR + QI)ADD :QI:,15 : = (1/2) (PR + QI); PR SACH :PR: :OI: ; ACC : = (1/2) (PR + QI) - (QI)SUBH ; QR → QI DMOV :OR: SACH :QR: ; QR : = (1/2) (PR - QI)\$END PI3BY4 \$MACRO PR, PI, QR, QI, W ; T REGISTER : = W = COS (PI/4) = SIN (PI/4)  $\mathbf{LT}$ :W: ; ACC : = (1/4)(QI)LAC :QI:,14 ; ACC : = (1/4) (QI - QR)SUB :QR:,14 ; QI : = (1/2) (QI - QR)SACH :QI:,1 ; ACC : = (1/4) (QI + QR)ADD :QR:,15 ; QR : = (1/2) (QI + QR)SACH :QR:,1 ; ACC : = (1/4) (PR) LAC :PR:,14 ; P REGISTER : = (1/4) (QI - QR) \*W MPY :QI: ; ACC : = (1/4) [PR + (QI - QR) \*W]APAC ; PR : = (1/2) [PR + (QI - QR) \*W]SACH :PR:,1 ; ACC : = (1/4) (PR)SPAC ; ACC SPAC : = (1/4) [PR - (QI - QR) \*W]; P REGISTER : = (1/4) (QI + QR) \*W MPY :QR: ; QR : = (1/2) [PR - (QI - QR) \*W]SACH :QR:,1 ; ACC : = (1/4) (PI)LAC :PI:,14 ; ACC : = (1/4) [PI - (QI + QR) \*W]SPAC ; PI : = (1/2) [PI - (QI + QR) \*W]SACH :PI:,1 ; ACC :=(1/4) (PI) APAC : = (1/4) [PI + (QI + QR) \*W]APAC ; ACC

SACH	:QI:,1	; QI	: = (1/2)	[PI +	(QI + QR) *W]
\$END					

Example 5–51 shows the bit-reversal addressing capability of the TMS320C25 for implementing an 8-point DIT FFT. On the TMS320C25, the following instructions input the data and store it in memory in the bit-reversed sequence:

# RPTK 7

IN \*BR0+,PA0

This code combines the functions of input and bit-reversal addressing that were previously implemented separately on the TMS32020. The following implementation uses a separate bit-reverse macro:

RPTK	7
IN	*0+,PA0
BITREV	X1R,X1I,X4R,X4I
BITREV	X3R,X3I,X6R,X6I

#### Example 5-51. An 8-Point DIT FFT

	•			
XOR	.set	: 00		
XOI	.set	= 01 ·		
X1R	.set			
X1I	.set			
X2R	.set			
X2I	.set			
X3R	.set			
X3I				
	.set			
X4R	.set			
X4I	.set			
X5R	.set			
X51	.set			
X6R	.set			
XGI		: 13		
X7R		: 14		
X7I		: 15		
W		: 16		
WVAL		: 5A82h	;	VALUE FOR SIN(45) OR COS(45)
	.te			
* IN	ITIALIZI	E FFT PROCESS	SING.	
*				
$\mathbf{FFT}$	SPM	0	;	NO SHIFT OF PR OUTPUT
	SSXM		;	SET SIGN-EXTENSION MODE.
	ROVM		;	RESET OVERFLOW MODE.
	LDPK	4	;	SET DATA PAGE POINTER TO 4.
	LALK	WVALUE	;	GET TWIDDLE FACTOR VALUE.
	SACL	W	;	STORE SIN(45) OR COS(45).
*			•	
* IN	PUT SAM	PLES. STORING	G IN BIT-H	REVERSED ORDER.
*		· · · · · · · · · · · · · · · · · · ·		
	LARK	AR0,8	:	LOAD LENGTH OF FFT IN AR0.
		AR1,200h		LOAD AR1 WITH DATA PAGE 4 ADDRESS
	LARP	AR1	,	
	RPTK	7		
	IN	*BR0+,PA0	•	ONLY REAL-VALUED INPUT
*	111	Dicosyllio	'	ONDI NAME VIEDED INFOI
	- דואר איד	STAGES COMBI	NED WITH	DIVIDE-BY-4 INTERSTAGE SCALING.
* 10		OTTORD COUDT		STARS SI-A THIRDING DOUDING.
		,X0I,X1R,X1I	X28 X2T	X3R X3T
C	OUDO AUR	, AVI , AIK, AII	,	NJN/NJ1/

COMBO X4R,X4I,X5R,X5I,X6R,X6I,X7R,X7I. 3RD STAGE WITH DIVIDE-BY-2 INTERSTAGE SCALING. ZERO XOR,X0I,X4R,X4I PIBY4 X1R, X1I, X5R, X5I, W PIBY2 X2R, X2I, X6R, X6I PI3BY4 X3R,X3I,X7R,X7I,W OUTPUT SAMPLES, SUPPLYING IN SEQUENTIAL ORDER. AR1,200h LRLK ; LOAD AR1 WITH DATA PAGE 4 ADDRESS. RPTK 15 OUT \*+, PA0 ; COMPLEX-VALUED OUTPUT RET

Table 5–4 provides a comparison of execution speed, program memory, and data memory for an 8-point DIT FFT implementation using the TMS32020 and TMS320C25.

Table 5–4. FFT Memory Space and Time Requirements

ata Program	CPU Cycles	(μs)
7 169 7 153	216 178	43.2 17.8
	· · · · · · · · · · · · · · · · · · ·	7 169 216

#### 5.7.5 PID Control

Control systems are concerned with regulating a process and achieving a desired behavior or output from the process. A control system consists of three main components: sensors, actuators, and a controller. Sensors measure the behavior of the system. Actuators supply the driving force to ensure the desired behavior. The controller generates actuator commands corresponding to the error conditions observed by the sensors and the control algorithms programmed in the controller. The controller typically consists of an analog or digital processor.

Analog control systems are usually based on fixed components and are not programmable. They are also limited to using single-purpose characteristics of the error signal, such as P (proportional), I (integral), and D (derivative), or a combination. These limitations, along with other disadvantages of analog systems, such as component aging and temperature drift, are reasons why digital control systems increasingly replace analog systems in most control applications.

Digital control systems that use a microprocessor/microcontroller are able to implement more sophisticated algorithms of modern control theory, such as state models, deadbeat control, state estimation, optimal control, and adaptive control. Digital control algorithms deal with the processing of digital signals and are similar to DSP algorithms. The TMS320C2x instruction set can therefore be used very effectively in digital control systems.

The most commonly used algorithm in both analog and digital control systems is the PID (Proportional, Integral, and Derivative) algorithm. The classical PID algorithm is given by

$$u(t) = K_{\rho}e(t) + K_{i}\int edt + K_{d}\frac{de}{dt}$$

The PID algorithm must be converted into a digital form for implementation on a microprocessor. Using a rectangular approximation for the integral, the PID algorithm can be approximated as

 $u(n) = u(n-1) + K_1 e(n) + K_2 e(n-1) + K_3 e(n-2)$ 

This algorithm is implemented in Example 5–52.

```
Example 5–52. PID Control
   .title 'PID CONTROL'
   .def PID
*
   THIS ROUTINE IMPLEMENTS A PID ALGORITHM.
UN .set
             0
                                   ; OUTPUT OF CONTROLLER
E0 .set
             1
                                   ; LATEST ERROR SAMPLE
             2
El .set
                                   ; PREVIOUS ERROR SAMPLE
E2 .set
             3
                                   ; OLDEST ERROR SAMPLE
K1 .set
             4
                                   : GAIN CONSTANT
K2 .set
             5
                                   ; GAIN CONSTANT
K3 .set
             6
                                   : GAIN CONSTANT
   .text
  ASSUME DATA PAGE 0 IS SELECTED.
                                   ; READ NEW ERROR SAMPLE
PID
      IN
             E0,PA0
      LAC
             UN
                                  ; ACC = u(n-1)
                                  ; LOAD T REG WITH OLDEST SAMPLE
      \mathbf{LT}
             E2
                                  ; P = K2 * e(n - 2)
      MPY
             K2
                                  ; ACC = u(n - 1) + K2 * e(n - 2)
      LTD
             Ε1
                                  ; P = K1 * e(n - 1)
; ACC = u(n - 1) + K1 * e(n - 1) + K2 * e(n - 2)
      MPY
             K1
      LTD
             EΟ
             к0
      MPY
                                  ; P = K0 * e(n)
                                  ; ACC = u(n - 1) + K0*e(n) + K1*e(n - 1)
      APAC
      *
                                          +K2*e(n - 2)
                                  ;
      SACH
             UN,1
                                    STORE OUTPUT
                                   ;
      OUT
             UN,PA1
                                   ; SEND IT
```

The PID loop takes 13 cycles to execute (2.6  $\mu$ s at a 20-MHz clock rate or 1.3  $\mu$ s at a 40-MHz clock rate). The TMS320 can also be used to implement more sophisticated algorithms, such as state modeling, adaptive control, state estimation, Kalman filtering, and optimal control. Other functions that can be implemented are noise filtering, stability analysis, and additional control loops.

# **Chapter 6**

# **Hardware Applications**

The TMS320C2x has the power and flexibility to satisfy a wide range of system requirements. The 128K-word address space for program and data memory can be used to interface external memories or to implement single-chip solutions. Peripheral devices can be interfaced to the TMS320C2x to perform analog signal acquisition at different levels of signal quality.

Information and examples on how to interface the TMS320C2x to external devices are presented in this section. The examples given are general enough to be adapted easily for a particular system requirement. For more detailed information, refer to the application reports, *Hardware Interfacing to the TMS32020* and *TMS32020* and *MC68000 Interface*, included in the book, *Digital Signal Processing Applications with the TMS320 Family, Volume I* (literature number SPRA012A). Refer also to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A), published separately. Appendix F provides listings and brief information regarding TI memories, peripherals, and analog conversion devices that are used in many of the applications in this chapter.

#### Note:

Throughout this document, TMS320C2x refers to the TMS32020, TMS320C25, TMS320C25-33, TMS320C25-50, TMS320C26, and TMS320E25, unless stated otherwise. Where applicable, ROM includes the on-chip EPROM of the TMS320E25.

The TMS320C26 is similar to the TMS320C25 except for its internal memory configuration. This is discussed in Section 3.4 and in Appendix B.

Topics in this chapter include:

Sect	ion	Page
6.1	System Control Circuitry	6-2
6.2	Interfacing Memories	6-11
6.3	Direct Memory Access (DMA)	6-32
6.4	Global Memory	6-35
6.5	Interfacing Peripherals	6-37
6.6	Systems Applications	6-48


# 6.1 System Control Circuitry

The system control circuitry performs functions that are critical for proper system initialization and operation. A powerup reset circuit design and a crystal oscillator circuit design are presented in this chapter. The powerup reset circuit assures that a reset of the part occurs only after the oscillator is running and stabilized. This oscillator circuit allows the use of third-overtone crystals, which are readily available at frequencies above 20 MHz. For a more detailed discussion of system control circuitry, refer to the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

## 6.1.1 Powerup Reset Circuit


The reset circuit shown in Figure 6–1 performs a powerup reset, that is, the TMS320C2x is reset when power is applied. Note that the switch circuit must include debounce circuitry. Driving the RS signal low initializes the processor. Reset affects several registers and status bits (see subsection 3.6.2 for a detailed description of the effect of reset on processor status).


#### Figure 6–1. Powerup Reset Circuit



For proper system initialization, the reset signal must be applied for at least three CLKOUT cycles, that is, 300 ns for a TMS320C25 operating at 40 MHz. Upon powerup, it can take from several to hundreds of milliseconds before the system oscillator reaches a stable operating state. Therefore, the powerup reset circuit should generate a low pulse on the reset line until the oscillator is stable (that is, 100 to 200 ms).

The voltage on the reset pin  $\overline{\text{RS}}$  is controlled by the  $\text{R}_1\text{C}_1$  network (see Figure 6–1). After a reset, this voltage rises exponentially according to the time constant R1C1, as shown in Figure 6–2. The Schmidt-Trigger inverter in this case could be a 74HC14. If a TTL device were used, the low-level input current ( $I_{\text{IL}}$ ) would initially cause the voltage on  $C_1$  to rise faster than expected.





The duration of the low pulse on the reset pin is approximately  $t_1$ , which is the time it takes for the capacitor  $C_1$  to be charged to 1.5 V. This is approximately the voltage at which the reset input switches from a logic level 0 to a logic level 1. The capacitor voltage is given by

$$V = V_{\rm CC} \left[ 1 - e^{-\frac{t}{\tau}} \right] \tag{7}$$

where  $\tau = R_1C_1$  is the reset circuit time constant. Solving (1) for  $\tau$  gives

$$t = -R_1C_1 \ln \left[1 - \frac{V}{V_{cc}}\right]$$

For example, setting the following:

$$R_1 = 1 M\Omega$$
 $V_{CC} = 5 V$  $C_1 = 0.47 \mu F$  $V = V_1 = 1.5 V$ 


gives t =  $t_1$  = 167 ms. In this case, the reset circuit of Figure 6–1 can generate a low pulse of long enough duration (167 ms) to ensure the stabilization of the oscillator upon powerup in most systems.


#### 6.1.2 Crystal Oscillator Circuit

The crystal oscillator circuit shown in Figure 6–3 is designed to operate at 40.96 MHz. Since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone oscillator is used. If a packed clock oscillator is used, oscillator design is of no concern.

The master clock frequency of 40.96 MHz is chosen because it can be conveniently converted to the timing signals of interface circuits used by the communications industry. A combo-codec example is given in subsection 6.5.1.

Hardware Applications





The 74AS04 inverter in Figure 6–3 provides the 180-degree phase shift that a parallel oscillator requires. The 4.7-k $\Omega$  resistor provides the negative feedback that keeps the oscillator in a stable state; that is, the poles of the system are constrained in a narrow region about the j $\omega$  axis of the s-plane (analog domain). The 10-k $\Omega$  potentiometer is used to bias the 74AS04 in the linear region.

In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental.

The impedance of the LC network must be inductive below and capacitive above the second harmonic. The impedance of the LC circuit is given by

$$Z(\omega) = \frac{\frac{L}{C}}{j[\omega L - \frac{1}{\omega C}]}$$
(3)

Therefore, the LC circuit has a pole at

$$\omega_{\rm p} = \frac{1}{\sqrt{\rm LC}} \tag{4}$$

At frequencies significantly lower than  $\omega_p$ , the 1/( $\omega$ C) term in (3) becomes the dominating term, while  $\omega$ L can be neglected. This gives

$$z(\omega) = j\omega L$$
 for  $\omega < < \omega_p$  (5)

In (5), the LC circuit appears inductive at frequencies lower than  $\omega_p$ . On the other hand, at frequencies much higher than  $\omega_p$ , the  $\omega$ L term is the dominant term in (3), and 1/( $\omega$ C) can be neglected. This gives


$$z(\omega) = \frac{1}{j\omega C}$$
 for  $\omega > \omega_p$  (6)

The LC circuit in (6) appears increasingly capacitive as frequency increases above  $\omega_p$ . This is shown in Figure 6–4, which is a plot of the magnitude of the impedance of the LC circuit of Figure 6–3 versus frequency.

Based on the discussion above, the design of the LC circuit proceeds as follows: choose the pole frequency  $\omega_p$  approximately halfway between the crystal fundamental and the third harmonic. The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 6–3,  $\omega_p = 26.5$  MHz, which is approximately halfway between the fundamental and the third harmonic; The values used in this case are determined by using C = 20 pF; then, using (4), L = 1.8  $\mu$ H.

Figure 6–4. Magnitude of Impedance of Oscillator LC Network



## 6.1.3 User Target Design Considerations for the XDS

The architecture for the TMS320C2x emulator (XDS) maximizes speed and performance. No external serial logic levels have been added to any of the address, data, or control signals other than those added to the setup times of READY, RS, BIO, and HOLD, and the propagation delay of HOLDA (hold acknowledge). The additional loading on outputs induced by the XDS is comprehended in the XDS and TMS320C2x device design, thus allowing the user the full drive as specified in the TMS320C2x device data sheet. The DC loading characteristics of inputs is defined in Chapter 9 of the *XDS/22 TMS320C2x Emulator User's Guide* (literature number SPDU055).

The emulator architecture works closely with the user's system design to allow the user's memory to have maximum access times. Areas of close interaction between the emulator and target system are:

- Bus control
- READY timing and memory substitution
- Reset and hold
- Miscellaneous considerations

#### **Bus Control**

When the emulator is halted from the keyboard or any of the breakpoint functions, the current state of the device being emulated is extracted by the control processor. This processor communicates with the emulated device over the emulated device's data bus. Additional communication is generated by commands entered from the keyboard.

Before communication between the control processor and the device being emulated begins, the control processor generates an interlock sequence on the emulated device's HOLD input in order to define data bus ownership. Once the target HOLD is deactivated, this interlock prevents the target system from receiving an active HOLDA until the emulator has completed accessing the processor resources. The emulator will not attempt to use the data bus until the interlock is successful, thus guaranteeing that it will not try to use the data bus when HOLDA is asserted to the target system.

When communication between the control processor and the device being emulated is complete, the hold interlock is released, and the target system can again receive hold acknowledge when  $\overline{\text{HOLD}}$  is asserted. At this point, the emulator is waiting for another command from the keyboard. Communication between the device being emulated and the control process occurs when  $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ ,  $\overline{\text{IS}}$ , and  $\overline{\text{HOLDA}}$  are all high.

The target system should drive the data bus only when the following conditions are met:

- HOLDA is active, or
- DS, PS, or IS is active and R/W is high.

The XDS hardware uses the data bus only while the above signals are inactive. When these rules are not followed, the XDS gives a PROCESSOR SYNC LOST 1160 error. This error may also be caused by signal-to-signal shorts in the target system, misalignment of the target connector, poor grounding of the target connector, or wiring errors on the target system.

#### **READY and Memory Substitution**

Because the XDS adds one internal level of 7 ns in series with the READY input, your system is left with only 10 ns to generate READY. This can be accomplished by generating READY with a 10-ns TIBPAL16R4 device. READY should be generated from DS, PS, or IS and the decode of the address lines.

The target system must present a valid READY high on each external access, even when using the XDS substitution memory. Suggested implementation of READY logic on the target system should hold READY high until target memory requiring wait states is addressed.

The XDS provides two types of memory substitution: fast static RAM at a fixed address and slower dynamic RAM at mappable addresses. You are is responsible for deselecting target memory residing in the same address of the emulator's fast static memory if this emulator memory is mapped in. (Note that the target should not drive the data bus on a read.) This fast static emulator substitution memory consists of 8K words of fast static RAM, which can be individually mapped in as 4K words of program memory starting at address 0000 and 4K words of data memory starting at location 0000. In this case, the target system cannot drive the data bus even though DS or PS is active. Although this emulator static RAM can operate with zero wait states, you can model target wait states by using the target READY signal. However, this requires the target system to eventually respond with a valid READY high. The emulator generates wait states until it does.

The slower dynamic RAM controls bus access through the  $\overline{DS}$  or  $\overline{PS}$  control signals. The target system can drive the data bus when  $\overline{PS}$  or  $\overline{IS}$  is asserted. Emulator logic assures that  $\overline{DS}$ ,  $\overline{PS}$ , and  $\overline{IS}$  are returned to their inactive state when the dynamic RAM substitution memory uses the data bus on reads.

The dynamic RAM substitution memory always uses more than one clock to return data. An access to address space mapped to the dynamic substitution memory is accompanied by the assertion of DS or PS, and STRB. When the target logic generates a READY high condition, the device appears to complete the memory cycle by driving DS, PS, IS, or STRB to their inactive states

at their normal switching times. The device under emulation is held not ready for at least one extra clock cycle or until the memory substitution data is available. The memory substitution data is then driven onto the data bus on reads while all bus control signals at the target connector are high.

Additional wait states can be added with the use of the target READY line. In this case, the memory control lines model the target access timing. However, the program cycle count is affected by the additional cycles internal to the emulator's access of the dynamic RAM. Since the system responds to the READY line, the target must eventually return a valid READY high on each access.

#### **Miscellaneous Considerations**

When the XDS is powered up, the device under emulation is placed in the run mode with all memory substitution turned off. The control processor does not attempt to communicate with the device under emulation until you communicate with the emulator. If the target system is asserting RS, HOLD, or not READY continuously to the device under emulation, the control processor cannot gain control of the device under emulation and reports a PROCESSOR SYNC LOST 1160 error. This condition can be caused by a powered-up emulator plugged into a powered-down target system. Although the RS, HOLD, and READY are pulled up with resistors on the emulator, the impedance of the powered-down target system can assert a control signal or load the data bus so that the XDS cannot function properly.

The conductive foam on the XDS target cable must be removed along with the foam on the logic show pod prior to XDS powerup. Failure to do so can also cause the PROCESSOR SYNC LOST 1160 error.

TMS320C25 Designs Using HOLD and HOLDA. When the target system asserts HOLD active low while the emulator is processing user-invoked commands requiring access of the device-under-emulation resources, the target will not receive HOLDA until the command is complete.

When interfacing to dynamic RAM in the target system, use READY rather than HOLD to insert refresh cycles. A user-invoked command could hold off HOLDA long enough to lose charge in the dynamic cells. Likewise, if the address lines to the DRAMs are not buffered, the refresh cycle in a RAS ONLY REFRESH system could conflict with the emulator system that controls addressing during command processing.

**Stack Usage**. An interrupt is used to halt the device being emulated, thereby using one of the emulated device stack locations. When an XDS is to be used, the applications programmer should reserve one level of the stack for code development.

**Transmission Line Phenomena.** Because the XDS target cable is approximately 20 inches, use of advanced CMOS or fast/advanced Schottky TTL may cause line reflections (ringing above input thresholds) on input lines to the

XDS. Series termination resistors (22 to 68 ohms) can help eliminate this problem. In some cases where significant additional signal length is added to XDS outputs, the series resistors on the XDS may not be sufficient to control reflections. In this case, additional corrective actions may be necessary.

**Clock Source**. The XDS does not support the use of a crystal in the target system. The emulator's clock source can be selected from three sources:

- A clock (with TTL levels) driven up the target cable on pin F11 (PGA) or pin 35 (PLCC),
- A socketed changeable crystal on the emulator board (Y1), or
- A socketed changeable canned TTL oscillator on the EMU (U9).

TMS32020/TMS320C25. The XDS supports both the TMS32020 and TMS320C25. The operating frequencies are 20 MHz and 40 MHz, respectively. The unit is shipped configured as a TMS320C25 emulator, but it can easily be converted to a TMS32020 emulator by replacing the TMS320C25 device on the emulator with the TMS32020 device found in the spare parts kit. The crystal, TTL oscillator, and/or input clock frequency must be adjusted to correspond to TMS32020 specifications. See Chapter 9 in the *XDS/22 TMS320C2x Emulator User's Guide* (literature number SPDU055) for additional timing and loading information.

# 6.2 Interfacing Memories

The following buses, port, and control signals provide system interface to the TMS320C2x processor:

- 16-bit address bus (A15 A0)
- 16-bit data bus (D15 D0)
- Serial port
- PS, DS, IS (program, data, I/O space select)
- R/W (read/write) and STRB (strobe)
- READY and MSC (microstate complete)
- HOLD and HOLDA (hold acknowledge)
- □ INT (2–0) and IACK (interrupt acknowledge)
- BIO (branch control) and XF (external flag)
- **SYNC** (synchronization) and BR (bus request)

The TMS320C2x can be interfaced with PROMs, EPROMs, and static RAMs. The speed, cost, and power limitations imposed by a particular application determine the selection of a specific memory device. If speed and maximum throughput are desired, the TMS320C2x can run with no wait states. In this case, memory accesses are performed in a single machine cycle. Alternatively, slower memories can be accessed by introducing an appropriate number of wait states or slowing down the system clock. The latter approach is more appropriate when interfacing to memories with access times slightly longer than those required by the TMS320C2x at full speed.

When wait states are required, the number of wait states depends on the memory access time (see subsection 6.2.3). With no wait states, the READY input to the TMS320C2x can be pulled high. If one or more wait states are required, the READY input must be driven low during the cycles in which the TMS320C2x enters a wait state.

The TMS320C2x implements two separate and distinct memory spaces: program space (64K words) and data space (64K words). Distinction between the two spaces is made through the use of the  $\overline{PS}$  (program space) and  $\overline{DS}$  (data space) pins. A third space, the I/O space, is also available for interfacing with peripherals. This space is selected by the IS (I/O space) pin, and is discussed in Section 6.5.

The following brief discussion describes the TMS320C2x read and write cycles. For the memory read and write timing diagrams, refer to the

TMS320C2x Data Sheet of Appendix A. For further information about read and write operation, see subsection 3.7.3. Throughout this chapter, Q is used to indicate the duration of a quarter phase of the output clock (CLKOUT1 or CLKOUT2). Memory interfaces discussed in this chapter assume that the TMS320C2x is running at 40 MHz; that is, Q = 25 ns.

In a read cycle, the following sequence occurs:

- Near the beginning of the machine cycle (CLKOUT1 goes low), the address bus and one of the memory select signals (PS, DS, or IS) becomes valid. R/W goes high to indicate a read cycle.
- 2) STRB goes low no less than  $t_{su(A)} = Q 12$  ns after the address bus is valid.
- Early in the second half of the cycle, the READY input is sampled. READY must be stable (low or high) at the TMS320C25 no later than t<sub>d(SL-R</sub>) = Q-20 ns after STRB goes low.
- 4) With no wait states (READY is high), data must be available no later than  $t_{a(SL)} = t_{a(A)} t_{su(A)} = 2Q 23$  ns after STRB goes low.

The sequence of events that occurs during an external write cycle is the same as the above, with the following differences:

- 1)  $R/\overline{W}$  goes low to indicate a write cycle.
- 2) The data bus begins to be driven approximately concurrently with STRB going low.
- 3) After STRB goes high, the data bus must enter a high-impedance state no later than  $t_{dis(D)} = Q+15$  ns.

#### 6.2.1 Interfacing PROMs

Program memory in a TMS320C2x system can be implemented through the use of PROMs. Two different approaches for interfacing PROMs to the TMS320C2x can be taken, depending on whether or not any of the memories in the system require wait states. When no wait states are required for any of the memories, READY can be tied high, and the interface to the PROMs becomes a direct connection. In this first approach, address decoding is not required, because the system contains only a small amount of one type of memory. When some of the system memories require wait states, address decoding must be performed to distinguish between two or more memory types with different access times. In the second approach, a valid READY signal that meets the TMS320C2x timing requirements must be provided. An efficient method of accomplishing this is to use one section of circuitry to generate the address decode, and a second, independent section to generate the READY signal. These two approaches are discussed in this section. For more detailed


information, see *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

An example of a no-wait-state memory system is the direct PROM interface design shown in Figure 6–5. In this design, the TMS320C25 is interfaced with the Texas Instruments TBP38L165-35, a low-power  $2K \times 8$ -bit PROM. The interface timing for the design of Figure 6–5 is shown in Figure 6–6. The same techniques can be used with both of the TMS320C2x devices. The TMS320C25 has been chosen for the following examples because it has the most stringent timing requirements.

The TMS320C25 expects data to be valid no later than 2Q–23 ns after STRB goes low. (This is 27 ns for a TMS320C25 operating at 40 MHz.) The access times of the TBP38L165-35 are 35 ns maximum from address  $t_{a(A)}$ , and 20 ns maximum from chip enable  $t_{a(S)}$ . On the TMS320C25, address becomes valid a minimum of  $t_{su(A)} = Q-12$  ns = 13 ns before STRB goes low. Therefore, the data appears on the data bus within 27 ns after STRB goes low, as required by the TMS320C25.

When a read cycle is followed by a write cycle, take care to avoid bus conflict. Bus conflict also may occur when a TMS320C25 write cycle is followed by a memory read cycle. In this case, the TMS320C25 data lines must enter a highimpedance state before the memory starts driving the data bus.

Figure 6–5. Direct Interface of TBP38L165-35 to TMS320C25






Figure 6–6. Interface Timing of TBP38L165-35 to TMS320C25

The most critical timing parameters of the TBP38L165 -35 direct interface to the TMS320C25 are summarized in Table 6–1.

Table 6–1. Timing Parameters of TBP38L165-35 Direct Interface to TMS320C25

Description	Symbol Used in Figure 6–6	Value
TMS320C25 address setup before strobe low	<sup>t</sup> su(A)	13 ns (min)
TMS320C25 data setup time after strobe low	ta(SL)	27 ns (max)
TMP38L165-35 disable time	<sup>t</sup> dis	15 ns (max)
TMP38L165-35 access time from address	ta(A)	35 ns (max)†
TMP38L165-35 access time from chip enable	ta(S)	20 ns (max)
74ALS04 inverter rise time	<sup>t</sup> PLH	11 ns (max)
Total address access time = $t_{a(A)} - t_{su(A)}$	ta(A-SL)	22 ns (max)†
Total enable access time = $t_a(S) + t_{PLH} - t_{su}(A)$	<sup>t</sup> a(E–SL)	18 ns (max)†


† Because t<sub>a</sub>(E\_SL) < t<sub>a</sub>(A\_SL), the specification t<sub>a</sub>(A) dominates performance. All timing comparisons are made from strobe low.

The second design example illustrates the interface of PROMs to the TMS320C25 using address decoding. An approach that can be used to meet the READY timing requirements is shown in Figure 6–7. This design utilizes one address decoding scheme to generate READY, and a second address decoding scheme to enable the different memory banks. In this design, the memories with no wait states are mapped at the upper half (upper 32K) of the program space. The lower half is used for memories with one or more wait states. This decoding is implemented with the 74AS20 four-input NAND gate.

Address decoding is implemented by the 74AS138. This decoding separates the program space into eight segments of 8K words each. The first four of these segments (lower 32K of address space) are enabled by the Y0,  $\overline{Y1}$ ,  $\overline{Y2}$ , and  $\overline{Y3}$  outputs of the 74AS138. These segments are used for memories with one

or more wait states. The other four segments select memories with no wait states (the TBP38L165s are mapped in segment 5, starting at address 8000h). Note that in Figure 6–7,  $R/\overline{W}$  is used to enable the 74AS138. This prevents a bus conflict from occurring if an attempt is made to write to the PROMs. Figure 6–8 shows the timing for the circuit shown in Figure 6–7. READY goes high 10 ns (worst case) after the address has become valid.








Figure 6–8. Interface Timing of TBP38L165-35 to TMS320C25 (Address Decoding)

The most critical timing parameters of the TBP38L165-35 interface with address decoding to the TMS320C25 are summarized in Table 6–2.

Description	Symbol Used in Figure 6–8	Value
Propagation delay through the 74AS04	t <sub>1</sub>	5 ns (max)
Propagation delay through the 74AS138	t <sub>2</sub>	10 ns (max)
Address valid to READY	tg	10 ns (max)
TBP38L165-35 disable time	tdis	15 ns (max)
TBP38L165-35 address access time	t4	35 ns (max)
TBPL165-35 enable access time	t <sub>a(S)</sub>	20 ns (max)
Data latch setup time after strobe low	ta(SL)	27 ns (max)

Table 6–2. Timing Parameters of TBP38L165-35 to TMS320C25 (Address Decoding)

#### 6.2.2 Wait-State Generator

The READY input of the TMS320C2x allows it to interface with memory and peripherals that cannot be accessed in a single cycle. The number of cycles in a memory or I/O access is determined by the state of the READY input. If READY is high when the TMS320C2x samples the READY input, the memory access ends at the next falling edge of CLKOUT1. If READY is low, the memory cycle is extended by one machine cycle, and all other signals remain valid. Figure 6–9 shows a one-wait-state memory access. Note that for on-chip program and data memory accesses, the READY input is ignored. Refer to *Hardware Interfacing to the TMS320C25* for detailed information regarding wait-state generation.

The automatic generation of one wait state can be accomplished by the use of the microstate complete  $\overline{(MSC)}$  signal. The  $\overline{MSC}$  output is asserted low during CLKOUT1 low to indicate the beginning of an internal or external memory or I/O operation (see Figure 6–9). By gating  $\overline{MSC}$  with the address and  $\overline{PS}$ ,  $\overline{DS}$ , and/or  $\overline{IS}$ , a one-wait state READY signal can be generated. Note that  $\overline{MSC}$  is a valid signal only when CLKOUT1 is low; see page A–31.

A wait-state generator is an alternative approach for generating wait states when interfacing with memories and peripherals. In this design, READY must be valid (low or high) no later than Q–20 ns = 5 ns after STRB goes low. If READY is high, then the memory/peripheral access is completed with the present machine cycle. If READY is low, the access is extended to the next machine cycle; that is, a wait state is introduced. The number of wait states required depends on the access time  $t_a$  of the particular memory device or peripheral. If  $t_a < 40$  ns, no wait states are required. If 40 ns <  $t_a < 140$  ns, one wait state must be inserted. In general, N wait states are required for a particular access if

TMS32020:	[200 (N–1) + 85] ns < $t_a \le$ [200N + 85] ns
TMS320C25:	[100 (N–1) + 40] ns < t <sub>a</sub> ≤ [100N + 40] ns




Figure 6–9. One Wait-State Memory Access Timing

The information on the number of wait states required for a memory or peripheral access is summarized in Table 6–3.

Table 6–3. Wait States Required for Memory/Peripheral Access

Number Of Wait States Required	TMS32020 Access Time	TMS320C25 Access Time
0	t <sub>a</sub> < 85 ns	t <sub>a</sub> < 40 ns
1	85 ns < t <sub>a</sub> < 285 ns	40 ns < t <sub>a</sub> < 140 ns
2	285 ns < t <sub>a</sub> < 485 ns	140 ns < t̃ <sub>a</sub> < 240 ns
3	485 ns < t <sub>a</sub> < 685 ns	240 ns < t <sub>a</sub> < 340 ns
4	685 ns < t <sub>a</sub> < 885 ns	340 ns < t <sub>a</sub> < 440 ns

Design and timing of a wait-state generator are shown in Figure 6–10 and Figure 6–11, respectively. In the case of one wait state, time  $t_1$  in Figure 6–11 is the time from address valid to memory select of the particular device that requires the wait state. This corresponds to the propagation delay through the address decode logic. For a 74AS138 decoder,  $t_1 = 10$  ns (max).

Time t<sub>2</sub> is the time from memory select going low to CLKOUT2 going low.

 $t_2 = t_p + t_{su} = 11 \text{ ns} + 20 \text{ ns} = 31 \text{ ns}$ 

Time t<sub>3</sub> is the time from CLKOUT2 going low to READY going high.

t<sub>3</sub> = 19 ns + 5 ns = 24 ns

READY must remain high until it is sampled again, shortly after CLKOUT1 goes high. In Figure 6–10, READY remains high well after CLKOUT1 goes

high. On the falling edge of CLKOUT2, J = 1 and K = Q = 1 are the inputs to the J-K flip-flop; this places the flip-flop in a toggle mode. When CLKOUT2 goes low,  $\overline{Q}$  goes back to logic 1. READY goes low and stays low until one of the inputs of the 74AS30 is pulled low.

To implement two wait states, a second J-K flip-flop is utilized as shown in Figure 6–10. This delays READY going high by an additional machine cycle (see Figure 6–11). If more wait states are required, additional J-K flip-flops must be included in the wait-state generator design.





Figure 6–10. Wait-State Generator Design

- † Connections to other devices in the system that require two wait states. (Inputs not used by other devices should be pulled up.)
- + Connections to other devices in the system that require one wait state. (Inputs not used by other devices should be pulled up.)
- § Connections to other devices in the system that require zero wait states. (Inputs not used by other devices should be pulled up.)




#### 6.2.3 Interfacing EPROMs

EPROMs can be a valuable tool for debugging TMS320C2x algorithms during the prototyping stages of a design, and may even be desirable for production. Two different EPROM interfaces to the TMS320C2x are discussed: a direct interface of an EPROM that requires no wait states, and EPROM interfaces that require one and two wait states.

A direct interface similar to that used for PROMs may be implemented when EPROM access time meets the TMS320C2x timing specifications. A Texas Instruments TMS27C292-35  $2K \times 8$ -bit EPROM can interface directly to the TMS320C25 with no wait states. The TMS27C292-35 is a CMOS EPROM with access times of 35 ns from valid address and 25 ns from chip select.

When slower, less costly EPROMs are used, a simple flip-flop circuit (see subsection 6.2.2 for wait-state generator design) can be used to generate one or more wait states. Figure 6–12 shows an EPROM interface with one wait state, where Wafer Scale WS57C64F-12 8K × 8-bit EPROMs are interfaced to the TMS320C25. The WS57C64F-12 is the slowest member of the WS57C64F EPROM series but still meets the specifications for one wait state. With slower EPROMs, however, data output turnoff can be slow and must be taken into consideration in the design. The WS57C64F-12s are mapped at address 2000h. Figure 6–13 provides the interface timing diagram.

Figure 6--12. Interface of WS57C65F-12 to TMS320C25






Figure 6–13. Interface Timing of WS57C65F-12 to TMS320C25

Table 6–4 summarizes the most critical timing parameters of the WS57C64F-12 interface to the TMS320C25.

Table 6-4. Timing Parameters of WS57C64F-12 Interface to TMS320C25

Description	Symbol Used in Figure 6–13	Value
Address valid to MEMSEL low	t <sub>1</sub>	10 ns (max)
STRB low to DTSTR low)	t2	5.8 ns (max)
TMS320C25 address valid to WS57C64F-12 data valid	t3	130 ns (max)
STRB high to WS57C64F-12 output disable	t4	40.8 ns (max)

An EPROM interface with two wait states is shown in Figure 6–14, in which the TMS27C64-20 is interfaced to the TMS320C25. The TMS27C64-20 is a CMOS 8K  $\times$  8-bit EPROM with an access time of 200 ns. The timing diagram is shown in Figure 6–15.




Figure 6–14. Interface of TMS27C64-20 to TMS320C25




Figure 6–15. Interface Timing of TMS27C64-20 to TMS320C25

Table 6–5 summarizes the most critical timing parameters of the TMS27C64-20 interface to the TMS320C25.

Table 6–5. Timing Parameters of TMS27C64-20 Interface to TMS320C25

Description	Symbol Used In Figure 6–15	Value		
Address valid to MEMSEL low	t <sub>1</sub>	10 ns (max)		
STRB low to DTSTR low	t <sub>2</sub>	5.8 ns (max)		
TMS320C25 address valid to TMS27C64-20 data valid	t <sub>3</sub>	220 ns (max)		
STRB high to TMS27C64-20 output disable	t4	18.8 ns (max)		

For detailed information regarding EPROM interfacing, see the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A).

## 6.2.4 Interfacing Static RAMs

Interfacing external RAM to the TMS320C2x can be useful for expanding internal data memory or implementing additional RAM program memory. Static RAM can be used as data memory to extend the TMS320C2x 544-word internal RAM. When used as program memory, object code can be downloaded into the RAM and executed. In the first case, the static RAM is mapped into the data space, while in the second case it is mapped into the program space. In cases where RAMs of different speeds are used, separate schemes for address decoding and READY generation can be used to meet READY timing requirements in a manner similar to that used for the PROM interface described in subsection 6.2.1. RAMs with similar access times may then be grouped together in one segment of memory.

The static RAM for this interface is the Cypress Semiconductor CY7C169-25 4K × 4-bit static RAM. This RAM has a 25-ns access time from address  $t_{a(A)}$  and a 15-ns access time from chip enable  $t_{a(CE)}$ . Note that these access times are fast enough so that a wait-state generator is not required for this interface. If, however, RAMs that require wait states are used in the system, the wait-state generator described in subsection 6.2.2 can be used.


The design shown in Figure 6–16 utilizes an approach similar to the one described in subsections 6.2.1 and 6.2.3; that is, one address decoding scheme is used to generate READY, and a second address decoding scheme enables the static RAM. In this design, RAMs with no wait states are mapped at the lower half (lower 32K words) of the TMS320C25 data space. The upper half is used for memories with one or more wait states. Figure 6–17 shows the timing for memory read and write cycles.

Table 6–6 summarizes the most critical timing parameters of the CY7C169-25 interface to the TMS320C25.

Table 6–6.	Timing Parameters	of CY7C169-25 Interface to	TMS320C25

Description	Symbol Used In Figure 6–17	Value		
Address valid to READY valid	t <sub>1</sub>	10.8 ns (max)		
STRB low to MEMSEL low	t2	8.5 ns (max)		
STRB high to MEMSEL high	t3	7.5 ns (max)		
CLKOUT1 low to TMS320C25 data bus entering the high-impedance state	t4	15 ns (max)		
MEMSEL low to CY7C169-25 driving the data bus	t <sub>5</sub>	5 ns (min)		
MEMSEL low to CY7C169-25 data valid	t <sub>6</sub>	15 ns (max)		
MEMSEL high to CY7C169-25 entering the high-impedance state	t <sub>7</sub>	15 ns (max)		
Data setup time for a write	t8	32 ns (min)		
Data hold time	t9	7.5 ns (min)		

Figure 6–16. Interface of CY7C169-25 to TMS320C25






Figure 6–17. Interface Timing of CY7C169-25 to TMS320C25

#### 6.2.5 Interface Timing Analysis

When interpreting TMS320C25 timing specifications, particularly in the area of memory interface timing, it is necessary to understand clock input and clock timing relationships shown in timing diagrams as compared with the actual data sheet specifications. If interpreted incorrectly, the specifications may suggest that interfacing to the device is more constrained than necessary. Without exception, the TMS320C25 meets every specification given in the data sheet (Appendix A). Some timings are specified more conservatively than others, due to yield distributions, etc.; but each TMS320C25 is guaranteed by Texas Instruments to conform explicitly with the minimum values as stated in the tables and shown in the timing diagrams of the data sheet.

Clock input and internal clock timing relationships must be considered in the interpretation of output timing characteristics and requirements. At the clock

input to the device, only the rising edges of the clock are used to initiate transitions on internal clocks and output signals. Thus, with an input clock of a stable frequency (regardless of duty cycle variation within specifications), extremely symmetric timing is exhibited throughout the device. A significant consequence of this is that CLKOUT1, CLKOUT2, and STRB timing skew with respect to each other, and high and low pulse widths are integer multiples of Q (the input clock period or one-fourth of the output clock period) to within a few nanoseconds. This occurs because transitions on the output signals are initiated directly from the internal clocks (Q1–Q4) and driven through identical output buffer circuits. Since the internal clocks are very symmetric, close tracking of these outputs results. The large skews in these timings, as shown in the data sheet, are a factor of temperature and process. Because there is no variation in process and negligible variation in temperature across a single device, the skew of the outputs relative to the inputs is consistent for all outputs. Regardless of the magnitude of such skews, interfaces to the TMS320C25 can be designed independently of these skews in most cases.

This section discusses three interface timings: READY, memory read, and MSC. For READY, there are two pairs of related timings; one timing can be met without the other one being met, and the device still guaranteed to function properly. These pairs of timings are  $t_{d(SL-R)}$  and  $t_{d(C2H-R)}$ , and  $t_{h(SL-R)}$  and th(C2H-R). These front-end and back-end READY timings are specified with respect to STRB and CLKOUT2. For zero wait-state accesses, READY is referenced to STRB, but for wait-state accesses, STRB remains low and another timing reference is required. Note that the actual timings for each of these parameter pairs are identical, and the timings with respect to CLKOUT2 and STRB are equivalent. Therefore, if READY timing meets the requirements with respect to one of these references (but not necessarily the other), the timing requirements of the device are satisfied regardless of the actual skews between the two signals. For the purpose of interface timing,  $t_{d(C2-S)}$  can be assumed to be 0 ns with respect to other signals on the TMS320C25. The same is also true of t<sub>d(C1-S)</sub> and t<sub>w(SL)</sub>; these timings can be assumed to be Q and 2Q, respectively. These relationships are accounted for in specifications and device testing.

In memory read operations, the two key timings,  $t_{a(A)}$  and  $t_{su(D)R}$ , are related by  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ . However, when the worst case  $t_{w(SL)}$  specifications are used in this equation to generate an expression for  $t_{a(A)}$ , the result differs from the specification for  $t_{a(A)}$  in the data sheet. Both the specification for  $t_{a(A)}$  and  $t_{su(D)R}$  are tested explicitly on the device and guaranteed. This again justifies the assumption of  $t_{w(SL)}$  to be 2Q with respect to other signals on the device. This is confirmed by the fact that if  $t_{w(SL)} = 2Q$  is used to calculate  $t_{a(A)}$ , consistency results in all of these related timings. If an interface is designed where  $t_{su(D)R}$  is met but  $t_{a(A)}$  is not met because of actual signal skews, the interface is still guaranteed to function with the TMS320C25. The same is true (but is not as likely) if an interface is designed where  $t_{a(A)}$  is met but  $t_{su(D)R}$  is not. Thus, even if  $t_{w(SL)}$  is actually less than 2Q, meeting either  $t_{a(A)}$  or  $t_{su(D)R}$  is still sufficent to guarantee a valid memory cycle because both parameters are guaranteed independently.

Note that when considered in the absolute sense, timings such as  $t_{w(SL)}$  will have some finite tolerance, although considerably less than that specified. For example, if STRB is used to generate a WE pulse for a device that specifies a minimum WE low pulse width, the data sheet specification for STRB low pulse width must be used for a worst-case design.

With regard to  $\overline{\text{MSC}}$  timing, the  $t_{h(C2H-R)}$  timing is a constraint that must be satisfied, and the  $t_{d(MSC)}$  is a parameter more conservatively specified than many other timings. When you consider these timing parameters and CLKOUT1/CLKOUT2 skews, the  $\overline{\text{MSC}}$  does not meet worst-case timings for generating READY, the purpose for which the  $\overline{\text{MSC}}$  signal was intended. The READY timing is met by  $\overline{\text{MSC}}$ , however, regardless of when  $\overline{\text{MSC}}$  goes high. This timing is explicitly guaranteed by  $t_{h(M-R)} = 0$ , even though  $\overline{\text{MSC}}$  exhibits some finite skew from CLKOUT1.

# 6.3 Direct Memory Access (DMA)

Some advanced hardware design concepts supported by the TMS320C2x include direct memory access (DMA) and global memory (see Section 6.4). Direct memory access can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the halted processor's local off-chip memory. Direct memory access to external program/data memory is performed by using the HOLD and HOLDA signals.

Multiprocessing is typically a master-slave configuration where the master may initialize a slave by downloading a program into its program memory space and/or by providing the slave with the necessary data to complete a task. In a typical TMS320C2x direct memory access scheme, the master may be a general-purpose CPU, another TMS320C2x, or perhaps even an analog-to-digital converter. A simple TMS320C2x master-slave configuration is shown in Figure 6–18. The master TMS320C2x takes complete control of the slave's external memory by asserting HOLD low via its external flag (XF). This causes the slave to place its address, data, and control lines in a high-impedance state. By asserting RS in conjunction with HOLD, the master processor can load the slave's local program memory with the necessary initialization code on reset or powerup. The two processors can be synchronized by using the SYNC pin to make the transfer over the memory bus faster and more efficient.

After control of the slave's buses is given up to the master processor, the slave alerts the master to this fact by asserting HOLDA. This signal may be tied to the master TMS320C2x's BIO pin. The slave's XF pin may be used to indicate to the master when it has finished performing its task and needs to be reprogrammed or requires additional data to continue processing. In a multiple slave configuration, priority of each slave's task may be determined by tying the slave's XF signals to the appropriate INT (2–0) pin on the master TMS320C2x.





Figure 6–18. Direct Memory Access Using a Master-Slave Configuration

A PC environment presents another example of a potential direct memory access scheme in which a system bus (the PC bus) is used for data transfer. In this configuration, either the master CPU or a disk controller may place data onto the system bus, which can be downloaded into the local memory of the TMS320C2x. Here, the TMS320C2x acts more like a peripheral processor with multifunction capability. In a speech application, for example, the master can load the TMS320C2x's program memory with algorithms to perform such tasks as speech analysis, synthesis, or recognition, and fill the TMS320C2x's data memory with the required speech templates. In another application example, the TMS320C2x can serve as a dedicated graphics engine. Programs can be stored in TMS320C2x program ROM or downloaded via the system bus into program RAM. Data can come from PC disk storage or provided directly by the master CPU.

Figure 6–19 depicts a direct memory access using a PC environment. In this configuration, decode and arbitration logic is used to control the direct memory access. When the address on the system bus resides in the local memory of the peripheral TMS320C2x, this logic asserts the  $\overline{HOLD}$  signal of the TMS320C2x while sending the master a not-ready indication to allow wait states. After the TMS320C2x acknowledges the direct memory access by asserting  $\overline{HOLDA}$ , READY is asserted and the information transferred.

Figure 6–19. Direct Memory Access in a PC Environment



## 6.4 Global Memory


For multiprocessing applications, the external memory of the TMS320C2x can be divided into local and global sections. Special registers and pins included on the TMS320C2x allow multiple processors to share up to 32K words of global data memory space. This implementation facilitates efficient shared data multiprocessing in which data is transferred between two or more processors. Unlike a direct memory access (DMA) scheme, reading or writing global memory does not require one of the processors to be halted.

Global memory can be used in various digital signal processing tasks such as filters or modems, where the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. In this multiprocessor scheme, the first and second processors may share global data memory, as well as the second and third, the third and fourth, etc. Arbitration logic is required to determine which section of the algorithm is executing and which processor has access to the global memory. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution.

By loading the global register (GREG), you can program the size of the global memory between 256 and 32K locations in data memory. After global memory is defined in the GREG, the TMS320C2x asserts the BR (bus request) signal before each global memory access. The BR signal stays low on back-to-back cycles in the TMS320C25 but does not do so for the TMS32020. The processor then inserts wait states until a bus grant is given by asserting the READY line. Figure 6–20 illustrates such a global memory interface. Because the processors can be synchronized by using the SYNC pin, the arbitration logic can be simplified, and the address and data bus transfers can be more efficient (see subsection 3.10.1 for information on synchronization).

The SYNC pin on the TMS320C2x may also be used to synchronize several processors to allow for execution of redundant fail-safe systems. SYNC permits instruction broadcasting between several processors and lock-step execution after initial synchronization.

Figure 6–20. Global Memory Communication



# 6.5 Interfacing Peripherals

Most DSP systems implement some amount of I/O by using peripherals in addition to any memory included in the system. This usually includes analog input and output, which can be performed through the parallel and serial I/O ports on the TMS320C2x.

When you access the external parallel I/O ports, the access to the data bus is multiplexed over the same pins as for a program/data memory access. The I/O space is selected by the IS signal going active low, and the address of the port is placed on address bits A3–A0. Address bits A15–A4 are held low.

This section describes hardware interfaces to a TCM29C16 combo-codec, a TLC32040 analog interface circuit (AIC), a digital-to-analog (D/A) converter, and an analog-to-digital (A/D).

## 6.5.1 Combo-Codec Interface


Some areas of speech, telecommunications, and many other applications require low-cost analog-to-digital (A/D) and digital-to-analog (D/A) converters. Combo-codecs are most effective in serving DSP system data-conversion requirements. Combo-codecs are single-chip pulse-code-modulated encoders and decoders (PCM codecs), designed to perform the encoding (A/D conversion) and decoding (D/A conversion), as well as the antialiasing and smoothing filtering functions. Since combo-codecs perform these functions in a single 300-mil DIP package at low cost, they are extremely economical for providing system data-conversion functions.


Combo-codecs interface directly to the TMS320C2x by means of the serial port and provide a companded, PCM-coded digital representation of analog input samples. This PCM code is easily translated into linear form by the TMS320C2x for use in processing. The design discussed here and shown in Figure 6–21 uses a Texas Instruments TCM29C16 codec, interfaced through using the serial port of the TMS320C25.

The TMS320C2x serial port provides direct synchronous communication with serial devices. The interface signals are compatible with codecs and other serial components so that minimal external hardware is required. Externally, the serial port interface is implemented via the following pins on the TMS320C25:

- DX (transmitted serial data)
- CLKX (transmit clock)
- **FSX** (transmit framing synchronization signal)
- DR (received serial data)
- CLKR (receive clock)
- **FSR** (receive framing synchronization signal)

Data on DX and DR are clocked by CLKX and CLKR, respectively. These clocks are required only during serial transfers on the TMS320C25. On the TMS32020, the clocks must be present at all times if the serial port is being used. Note that the TMS320C25 is double-buffered.





Serial port transfers are initiated by framing pulses on the FSX and FSR pins for transmit and receive operations, respectively. For transmit operations, the FSX pin can be configured as an input or an output. This option is selected by the transmit mode (TXM) bit of status register ST1. In this design, FSX is assumed to be configured as an input; therefore, transmit operations are initiated by a framing pulse on the FSX pin. Upon completion of receive and transmit operations, an RINT (serial port receive interrupt) and an XINT (serial port transmit interrupt) are generated, respectively. Interface timing of the TMS320C25 to the TCM29C16 corresponds to the burst-mode serial port transmit and receive operations shown in Figure 3–36 and Figure 3–37, respectively. Continuous-mode operation with or without framing pulses is also possible.

The format (FO) bit of status register ST1 is used to select the format (8-bit byte or 16-bit word) of the data to be received or transmitted. For interfacing the TMS320C25 to a codec, the format bit should be set to 1, formatting the data in 8-bit bytes.

The TMS320C25 interfaces directly to the codec, as shown in Figure 6–21, with no additional logic required. The PCM  $\mu$ -law data generated by the codec at the PCMOUT pin is read by the TMS320C25 from the data receive (DR) pin, which is internally connected to the receive serial register (RSR). The data transmitted from the data transmit (DX) pin of the TMS320C25 is received by the PCMIN input of the codec. During the digital-to-analog conversion, this  $\mu$ -law companded data must be converted back to a linear representation for use in the TMS320C25. The resulting analog waveform is lowpass-filtered by the codec's internal smoothing filter. Therefore, no additional filtering is required at the codec output (PWRO+). Software companding routines appropriate for use on the TMS320C25 are provided in the book, *Digital Signal Processing Applications with the TMS320 Family* (literature number SPRA012A).

The software required to initialize the TMS320C25-codec interface is provided in the combo-codec interface section of the application report, *Hardware Interfacing to the TMS320C25* (literature number SPRA014A). This report also presents detailed information regarding codec interfacing.

A combo-codec configured in the fixed-data-rate mode requires the following external clock signals:

A 2.048-MHz clock to be used as the master clock, and

**8**-kHz framing pulses to initialize the data transfers.

Both of these signals can be derived from the 40.96-MHz system clock with appropriate divider circuitry. This is the primary justification for selecting 40.96 MHz as the system clock frequency. The clock divider circuit consists of a 74AS74 D-type flip-flop, a 74HC390 decade counter, and a 74AS869 8-bit up/ down counter. The hardware connections between these devices are shown in Figure 6–21.

To generate the 2.048-MHz master clock for the combo-codec, a division by 20 of the 40.96-MHz system clock is required. The 74HC390 contains on-chip two divide-by-2 and two divide-by-5 counters. Because the 74HC390 cannot be clocked with frequencies above approximately 27 MHz, a 74AS74 configured as a divide-by-2 of the 40.96-MHz clock is used.

The 74AS869 is configured to generate the 8-kHz clock pulse (the ripple carry output is 2.048 MHz/256 = 8 kHz). This pulse is used by the TMS320C25 and codec as a framing pulse to initiate data transfers.

The level of the analog input signal is controlled by using the TL072 opamp connected in the inverting configuration (see Figure 6–21). Using the 500-k $\Omega$  potentiometer, the gain of this circuit can be varied from 0 to 5. The output of the 0.01- $\mu$ F coupling capacitor drives the TCM29C16's internal opamp. This opamp is connected in the inverting configuration with unity gain (feedback and input impedances having the same value of 100 k $\Omega$ ).

## 6.5.2 AIC Interface

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip may be desired. The TLC32040 analog interface circuit (AIC) integrates on a single monolithic CMOS chip a bandpass, switched-capacitor, antialiasing-input filter, 14-bit resolution A/D and D/A converters, and a lowpass, switched-capacitor, output-reconstruction filter. The TLC32040 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.


Four serial port modes on the TLC32040 allow direct interface to TMS320C2x processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interface in parallel to the TMS320C2x, to other TMS320 digital signal processors, or to external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32040 data sheet for detailed information on timing and device functions.


The AIC is easily interfaced to the TMS320C2x serial ports, as shown in Figure 6–22. The TMS320C2x can communicate with the AIC either synchronously or asynchronously, depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C2x, shown in Figure 6–23, is as follows:

- 1) The FSX or FSR pin is brought low.
- 2) One 16-bit word is transmitted, or one 16-bit word is received.
- 3) The FSX or FSR pin is brought high.
- 4) The EODX or EODR pin emits a low-going pulse.


For asynchronous communication, the operating sequence is similar, but FSX and  $\overline{FSR}$  do not occur at the same time (see Figure 6–24). For proper operation, the TXM bit in the TMS320C2x control register should be set to 0 so that

the FSX pin of the TMS320C2x is configured as an input, the format (FO) status bit is set to 0, and the AIC WORD/BYTE pin is at logic high. After each receive and transmit operation, the TMS320C2x asserts an internal receive (RINT) and transmit (XINT) interrupt, which may be used to control program execution.





#### Figure 6–24. Asynchronous Timing of TLC32040 to TMS320C2x




For further information regarding the AIC interface, see page 11–196 of *Linear* and *Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

#### 6.5.3 Digital-to-Analog (D/A) Interface

The high-speed operation of the internal logic circuitry of the TLC7524 8-bit digital-to-analog (D/A) converter allows an interface to the TMS32020 with a minimum of external circuitry. Figure 6–25 shows the interface circuitry, which consists of one SN74ALS138 3-to-8-line decoder used to decode the address of the peripheral.


Figure 6–25. Interface of TLC7524 to TMS32020




When the TMS32020 executes an OUT instruction (see Figure 6–28), the peripheral address is placed on the address bus and the  $\overline{IS}$  line goes low, indicating that the address on the bus corresponds to an I/O port and not external data

Hardware Applications

or program memory. A low level at IS enables the 74ALS138 decoder, and the Y-output, corresponding to the address on the bus, is brought low. When the Y-output is brought low, the TLC7524 is enabled and the data appearing on the data bus is latched into the D/A converter by STRB. The controlling software for the D/A interface is given on page 11-204 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.







## 6.5.4 Analog-to-Digital (A/D) Interface

The TMS320C2x can be interfaced to 8-bit A/D converters, such as the TLC0820. However, because the control circuitry of the TLC0820 operates much more slowly than the TMS320C2x, it cannot be directly interfaced. In the TLC0820 to TMS32020 interface design shown in Figure 6–27, the following logic devices are used in the interface circuit:

- A 3-line to 8-line decoder (SN74ALS138)
- A quad 2-input NAND gate (SN74LS00)
- A hex inverter (SN74LS04)
- A quad 2-input OR gate (SN74LS32)
- A quad D-type flip-flop (SN74LS175)






The 74LS138 decodes the addresses assigned to the TLC0820. One of the addresses is used for a write operation; the other is used for a read operation. The two different addresses are necessary to ensure that the correct number of wait states is provided for the write and read operations. The controlling software for the A/D interface is given on page 11–206 of *Linear and Interface Circuits Applications, Volume 3: Peripheral Drivers, Data Acquisition Systems, Hall-Effect Devices* (literature number SLYA003), published by Texas Instruments.

With the TMS32020 running at 20 MHz and the TLC0820 configured as slow memory, three wait states are necessary to provide a write pulse of sufficient length. After conversion has begun (with the rising edge of the WR signal), the TMS32020 must wait at least 600 ns before the conversion result can be read. Sufficient delay should be provided in software. To read the conversion result, an adequate number of wait states must be provided to allow for the data access time (320 ns minimum) of the TLC0820. As shown in the IN instruction

timing diagram of Figure 6–28, two wait states are provided when accessing port 1.






# 6.5.5 I/O Ports

I/O design on the TMS320C2x is treated the same way as memory. The I/O address space is distinguished from the local program/data memory space by the  $\overline{IS}$  signal.  $\overline{IS}$  goes low at the beginning of the memory cycle. All other control signals and timing parameters are the same as those for the program/data external memory interface.

The TMS320C2x software instructions can access 16 input and 16 output ports. The four least significant bits of the address bus specify the particular

port being accessed. A pair of 74AS138s can be used to fully decode these address bits (see Figure 6–29).







A simple interface between two processors can be implemented by using up to 16 bidirectional I/O ports connected to the TMS320C2x. An interprocessor communication path can be formed by memory-mapping peripherals to the I/O ports of the TMS320C2x. In this manner, the TMS320C2x can connect to parallel A/Ds, registers, FIFOs, two-port memories, or other peripheral devices. In a multiprocessing scheme, intelligent peripherals can be memory-mapped into the I/O ports. Here the TMS320C2x can communicate with UARTs, general-purpose microprocessors, disk controllers, video controllers, or other peripheral processors.

Using an 8-bit general-purpose microprocessor, such as TI's TMS70C42, for a keyboard interface is an example of a TMS320C2x I/O-port multiprocessing scheme, as shown in Figure 6–30. The TMS70C42 may be mapped into the TMS320C2x I/O space by using latches to store the transferred data. In a single or multiple I/O-port multiprocessing configuration, the four LSBs of the address bus are decoded to determine which of the 16 I/O ports on the TMS320C2x is being accessed. The TMS320C2x selects the I/O space ( $\overline{IS}$ ) for its external bus and reads/writes data using the IN/OUT instructions.

Processor-controlled signals between the TMS320C2x and the peripheral device indicate when data is available to be read. This interprocessor communication is facilitated by using the input and output pins of the TMS70C42 (or other peripheral processor). In an I/O multiprocessing configuration, the I/O port address space is limited, and data transfers are relatively slow compared to a direct memory access or global memory configuration.






# 6.6 System Applications

The TMS320C2x is used in a wide variety of systems. Several applications in the areas of telecommunications, graphics and image processing, high-speed control, instrumentation, and numeric processing are described in the following paragraphs to illustrate basic approaches to system design with the TMS320C2x.

#### 6.6.1 Echo Cancellation

Digital signal processing is extensively used in telecommunications applications. In echo cancellation, an adaptive FIR filter performs the modeling routine and signal modifications required to adaptively cancel the echo caused by impedance mismatches in telephone transmission lines. The TMS320C25's large on-chip RAM of 544 words and on-chip ROM of 4K words allow it to execute a 256-tap adaptive filter (32-ms echo cancellation) without external data or program memory. Figure 6–31 shows a common configuration for an echo canceller that uses a TCM29C16 codec interface.


#### Figure 6–31. Echo Canceller



#### 6.6.2 High-Speed Modem


In high-speed modems, a signal processor performs functions such as modulation/demodulation, adaptive equalization, and echo cancellation. The TMS320C2x large memory space allows it to support multiple standards such as Bell 103, Bell 212A, V.22 bis, V.29, V.32, and V.33, as well as proprietary algorithms. The modem shown in Figure 6–32 consists of the host interface, controller, DSP, and analog front-end.


Figure 6-32. High-Speed Modem



## 6.6.3 Voice Coding

Voice coding techniques, such as full-duplex 32-kbps adaptive differential pulse-code modulation (CCITT G.721), 16-kbps sub-band coding, and linear predictive coding, are frequently used in voice transmission and storage. The speed of the TMS320C2x in performing arithmetic computations, normalization, and bit manipulation enables it to implement these functions usually internally (that is, with no external devices). Figure 6–33 shows a voice coding system consisting of a TMS320C2x DSP, TCM29C16 codec or TLC32040 AIC, and optional external memory.






# 6.6.4 Graphics and Image Processing

In graphics and image processing applications, a signal processor's ability to interface with a host processor is important. The TMS320C2x multiprocessor interface enables it to be used in a variety of host/coprocessor configurations (see Figure 6–34 for an example of a graphics system configuration). Graphics and image processing applications can use the large, directly addressable external data memory space and global memory capability to share graphical images in memory with a host processor, thus minimizing data transfers.


Indexed indirect addressing modes on the TMS320C2x allow matrices to be processed row by row when matrix multiplication is performed for 3-D image rotation, translation, and scaling.






#### 6.6.5 High-Speed Control

High-speed control applications, such as robotics, use the TMS320C2x general-purpose features for bit manipulation, logical operations, timing synchronization, and fast data transfers (10 million 16-bit words per second). In addition to the numeric-intensive control functions typical of robotic applications, the TMS320C2x provides a host interface whereby a robot can communicate to a central host processor (see Figure 6–35). The TMS320C2x is also used in the closed-loop systems of disk drives for signal conditioning, filtering, highspeed computing, and multichannel multiplexing.






# 6.6.6 Instrumentation and Numeric Processing

Instrumentation, such as spectrum analyzers, requires a large data memory space and a processor, such as the TMS320C2x, that is capable of performing long-length FFTs and generating high-precision functions with minimal external hardware. Figure 6–36 shows an example of an instrumentation system. Numeric processing applications benefit from the high throughput, multiprocessing, and data memory expansion capabilities of the TMS320C2x.





#### Hardware Applications

6-52

# **TMS320C2x Digital Signal Processors**

- This appendix contains data sheet information on the TMS320C2x digital signal processors family, including the following devices:
  - TMS32020
  - TMS320C20
  - TMS320C25, TMS320C25-50 and TMS320E25

Refer to Appendix B for data sheet information on the TMS320C26, to Appendix C for the TMS320C25-30, and to Appendix D for the military versions.

## TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


- 80-ns Instruction Cycle Time
  - **o** 544 Words of On-Chip Data RAM
  - 4K Words of On-Chip Secure Program EPROM (TMS320E25)
  - 4K Words of On-Chip Program ROM (TMS320C25)
  - 128K Words of Data/Program Space
  - 32-Bit ALU/Accumulator
  - 16 × 16-Bit Multiplier with a 32-Bit Product
  - Block Moves for Data/Program Management
  - Repeat Instructions for Efficient Use of Program Space
  - Serial Port for Direct Codec Interface
  - Synchronization Input for Synchronous Multiprocessor Configurations
  - Wait States for Communication to Slow Off-Chip Memories/Peripherals
  - On-Chip Timer for Control Operations
  - O Single 5-V Supply
  - Packaging: 68-Pin PGA, PLCC, and CER-QUAD
  - 68-to-28 Pin Conversion Adaptor Socket for EPROM Programming
  - Commercial and Military Versions Available


  - CMOS Technology:
    - TMS320C25 .... 100-ns cycle time
    - TMS320E25 ..... 100-ns cycle time
    - TMS320C25-50.... 80-ns cycle time

This data sheet provides complete design documentation for the second-generation devices of the TMS320 family. This facilitates the selection of the devices best suited for user applications by providing all specifications and special features for each TMS320 member. This data sheet is divided into four major sections: architecture, electrical specifications (NMOS and CMOS), timing diagrams, and mechanical data. In each of these sections, generic information is presented first, followed by specific device information. An index is provided for quick reference to specific information about a device.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.









# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### PGA AND PLCC/CER-QUAD PIN ASSIGNMENTS

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23	
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	<u>เร</u>	IS J11/46		L6/35	
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC <sup>†</sup>	A6/1	VSS	B1/10	
A3	K3/30	A15	L10/43	D5 .	C2/13	DS	K10/45	MSC	C10/59	VSS	K11/44	
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27	
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56	
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51	
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52	
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49			
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19			
A10	K7/38	DO	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61			
A11	L8/39	D1	E2/17	D13	B5/4	INT 1	G2/21	Vcc	B10/62			

<sup>†</sup>On the TMS32020, MP/ $\overline{\text{MC}}$  must be connected to V<sub>CC</sub>.

#### **PIN NOMENCLATURE**

SIGNALS	1/0/Z‡	DEFINITION
Vcc	1	5-V supply pins
VSS	1	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	1/0/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	O/Z	Read/write signal
STRB	0/Z	Strobe signal
RS	1	Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC		Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	I	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory space.
XF	0	External flag output (latched software-programmable signal)
HOLD		Hold input. When asserted, TMS320C2x goes into an idle mode and places the data, address, and
_		control lines in the high impedance state.
HOLDA	o	Hold acknowledge signal
SYNC	I I	Synchronization input
BIO	Т	Branch control input. Polled by BIOZ instruction.
DR	Т	Serial data receive input
CLKR	I I	Clock for receive input for serial port
FSR	ł	Frame synchronization pulse for receive input
DX	o/z	Serial data transmit output
CLKX	1	Clock for transmit output for serial port
FSX	I/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

 $^{\ddagger}I/O/Z$  denotes input/output/high-impedance state.

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### description

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a highspeed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The highly paralleled architecture and efficient instruction set provide speed and flexibility to produce a MOS microprocessor family that is capable of executing more than 12.5 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through microcode or software. This hardwareintensive approach provides the design engineer with processing power previously unavailable on a single chip.

The TMS320 family consists of three generations of digital signal processors. The first generation contains the TMS32010 and its spinoffs. The second generation includes the TMS32020, TMS320C25, and TMS320E25, which are described in this data sheet. The TMS320C30 is a floating-point DSP device designed for even higher performance. Many features are common among the TMS320 processors. Specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

#### introduction

The TMS32010, the first NMOS digital signal processor in the TMS320 family, was introduced in 1983. Its powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture have made this high-performance, cost-effective processor the ideal solution to many telecommunications, computer, commercial, industrial, and military applications. Since that time, the TMS320C10, a low-power CMOS version of the industry-standard TMS32010, and other spinoff devices have been added to the first generation of the TMS320 family.

The second generation of the TMS320 family (referred to as TMS320C2x) includes four members, the TMS32020, TMS320C25, TMS320C25-50, and TMS320E25. The architecture of these devices is based upon that of the TMS32010.

The **TMS32020**, processed in NMOS technology, is source-code compatible with the TMS32010 and in many applications is capable of two times the throughput of the first-generation devices. Its enhanced instruction set (109 instructions), large on-chip data memory (544 words), large memory spaces, on-chip serial port, and hardware timer make the TMS32020 a powerful addition to the TMS320 family.

The **TMS320C25** is the second member of the TMS320 second generation. It is processed in CMOS technology, is capable of an instruction cycle time of 100 ns, and is pin-for-pin and object-code compatible with the TMS32020. The TMS320C25's enhanced feature set greatly increases the functionality of the device over the TMS32020. Enhancements include 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed-addressing mode, and the low-power dissipation inherent to the CMOS process. An extended-temperature range version (TMS320C25GBA) for the device is also available.

The **TMS320C25-50** is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of less than 80 ns. It is architecturally identical to the original 40-MHz version of the TMS320C25 and, thus, is pin-for-pin and object-code compatible with the TMS320C25.

The **TMS320E25** is identical to the TMS320C25, with the exception that the on-chip 4K-word program ROM is replaced with a 4K-word on-chip program EPROM. On-chip EPROM allows realtime code development and modification for immediate evaluation of system performance.



# TMS320 SECOND-GENERATION DEVICES


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### Key Features: TMS32020


- 200-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 128K Words of Total Data/Program Memory Space
- Wait States for Communication to Slower Off-Chip Memories
- Source Code Compatible with the TMS320C1x
- Single-Cycle Multiply/Accumulate Instructions
- Repeat Instructions
- Global Data Memory Interface
- Block Moves for Data/Program Management
- Five Auxiliary Registers with Dedicated Arithmetic Unit
- Serial Port for Multiprocessing or Interfacing to Codecs, Serial Analog-to-Digital Converters, etc.

Key Features: TMS320C25, TMS320C25-50, TMS320E25

- 80-ns Instruction Cycle Time (TMS320C25-50)
- 100-ns Instruction Cycle Time (TMS320C25)
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 544 Words of On-Chip RAM
- 128K Words of Total Program/Data Memory Space
- Wait States for Communications to Slower Off-Chip Memories
- Object-Code Compatible with the TMS32020
- Source-Code Compatible with TMS320C1x
- 24 Additional Instructions to Support Adaptive Filtering, FFTs, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Single-Cycle Multiply/Accumulate Instructions
- Eight Auxiliary Registers with Dedicated Arithmetic Unit
- Bit-Reversed Indexed-Addressing Mode for Radix-2 FFTs
- Double-Buffered Serial Port



- On-Chip Clock Generator
- Single 5-V Supply
- NMOS Technology
- 68-Pin Grid Array (PGA) Package



- On-Chip Clock Generator
- Single 5-V Supply
- Internal Security Mechanism (TMS320E25)
- 68-to-28 Pin Conversion Adaptor Socket
- CMOS Technology
- 68-Pin Grid Array (PGA) Package (TMS320C25)
- 68-Lead Plastic Leaded Chip Carrier (PLCC) Package (TMS320C25, TMS320C25-50)
- 68-Lead CER-QUAD Package (TMS320E25)

## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

Table 1 provides an overview of the second-generation TMS320 processors with comparisons of memory, I/O, cycle timing, power, package type, technology, and military support. For specific availability, contact the nearest TI Field Sales Office.

		MEMOR	DRY					CYCLE	ТҮР	PACKAGE				
		ON-CHIP		OFF-CHIP				TIMER	TIME	POWER	TYPE			
		RAM	ROM/EPROM	PROG	DATA	SER	PAR	DMA		(ns)	(mW)	PGA	PLCC	CER-QUAD
TMS32020‡	(NMOS)	544	_	64K	64K	YES	16 × 16	YES	YES	200	1250	68	-	_
TMS320C25‡	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	68	68	-
TMS320C25-50§	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	80	500	-	68	
TMS320E25 §	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	_	-	68

#### TABLE 1. TMS320 SECOND-GENERATION DEVICE OVERVIEW

<sup>†</sup>SER = serial; PAR = parallel; DMA = direct memory access; CON = concurrent DMA. <sup>‡</sup>Military version available; contact nearest TI Field Sales Office for availability.

<sup>§</sup>Military version planned; contact nearest TI Field Sales Office for available

#### architecture

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

Increased throughput on the TMS320C2x devices for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, up to eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C2x emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

#### 32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.


One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### functional block diagram (TMS320C2x)



Texas

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

ARB

DP

DRR

DXR

\_ ARP

#### scaling shifter

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

#### 16 × 16-bit parallel multiplier

The 16  $\times$  16-bit hardware multiplier is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The TMS320C2x provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25. The timer is clocked by CLKOUT1/4 on the TMS32020. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1 on the TMS32020.

#### memory control

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. However, the READY line can be used to interface the TMS320C2x to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.


The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration (see Figure 1). The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C2x has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS

#### interrupts and subroutines

The TMS320C2x has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies to instructions that are repeated and to instructions that become multicycle due to the READY signal.

#### external interface

The TMS320C2x supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C2x processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C2x continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode. The serial port on the TMS320C25 is double-buffered and fully static.

#### multiprocessing

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements and can be used as follows:

- A standalone processor
- · A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C2x has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C2x's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C2x supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x's external memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in a high-impedance state, and assert HOLDA. On the TMS320C25, program execution from on-chip ROM may proceed concurrently when the device is in the hold mode.

# TMS320 SECOND GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### instruction set

The TMS320C2x microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32020 source code is upward-compatible with TMS320C25 source code. TMS32020 object code runs directly on the TMS320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The TMS320C2x instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Up to eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing (five on the TMS32020, eight on the TMS320C25). To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, single indirect addressing with no increment or decrement, and bit-reversal addressing (used in FFTs on the TMS320C25 only) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary register and ARP may be modified.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.



#### instruction set summary

Table 2 lists the symbols and abbreviations used in Table 3, the TMS320C25 instruction set summary. Table 3 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the TMS320C1x instruction set. The symbol (<sup>‡</sup>) indicates instructions that are not included in the TMS320C1x instruction set.

SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I	Addressing mode bit
к	Immediate operand field
PA	Port address (PAO through PA15 are predefined
	assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
AR	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
x	3-bit accumulator left-shift field

TABLE 2. INSTRUCTION SYMBOLS



	ACCUMULATOR MEMORY REP	FERENCE	NSTRUCTIONS
MNEMONIO	DESOPIOTION	NO.	INSTRUCTION BIT CODE
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1 1
ADD	Add to accumulator with shift	1	0 0 0 0 <b>←</b> S→> 1 <b>←</b> →□→
ADDC <sup>‡</sup>	Add to accumulator with same	1	0 1 0 0 0 0 1 1 1 <del>• D</del>
ADDU	Add to high accumulator	1	
	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <b>← K</b> ►
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I <b></b> D>
ADD3	extension suppressed		
ADDT <sup>†</sup>	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 I 🖛 D >
ADDI	T register		
ADLKT	Add to accumulator long immediate with shift	2	1 1 0 1 <del>&lt; _</del> S→ 0 0 0 0 0 0 1 0
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <b></b>
ANDK <sup>†</sup>	AND with accumulator AND immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 1 0 0
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1
	Load accumulator with shift	1	0 0 1 0 <b>←</b> S→ I <b>←</b> →
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <del>- K</del>
LACT	Load accumulator with shift specified by T register	1	0 1 0 0 0 1 0 1 <b></b> D>
LALK <sup>†</sup>	Load accumulator long immediate with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 0 0 1
NEG <sup>†</sup>	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1
NORM	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 X X X 0 0 1 0
OR	OR with accumulator	1	0 1 0 0 1 1 0 1 1 <del>&lt;</del> D
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 <del>4</del> S <b>&gt;</b> 0 0 0 0 0 1 0 1
ROL <sup>‡</sup>	Rotate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 0
ROR <sup>‡</sup>	Rotate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 1
SACH	Store high accumulator with shift	1	0 1 1 0 1 <del>4</del> X-> 1 <del>4</del>
SACH	Store low accumulator with shift		0 1 1 0 0 <b>4</b> X->   <b>4</b> >
SAUL SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	1 1 0 1 ← S→ 0 0 0 0 0 0 1 1
SELK SFL	Subtract from accumulator long immediate with shift Shift accumulator left	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0
SFR <sup>†</sup>		1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0
SUB	Shift accumulator right Subtract from accumulator with shift		0 0 0 1 - S> 1>
		1	
SUBB <sup>‡</sup>	Subtract from accumulator with borrow	1	0 1 0 0 1 1 1 1   D
SUBC	Conditional subtract		
SUBH	Subtract from high accumulator		
SUBK <sup>‡</sup>	Subtract from accumulator short immediate	1	1 1 0 0 1 1 0 1 <b>◄ K</b> >   0 1 0 0 0 1 0 1   <b>◄</b> >
SUBS	Subtract from low accumulator with sign extension suppressed		
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by T register	1	0 1 0 0 0 1 1 0 I 🖛 D>
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 I <del>&lt;</del> D
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 🗲 S> 0 0 0 0 0 1 1 0
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0
ZALH	Zero low accumulator and load high accumulator	1	0 1 0 0 0 0 0 0 I 🖛 D>
ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator	1	0 1 1 1 1 0 1 1 I <b></b> D>
ZALS	with rounding Zero accumulator and load low accumulator with sign extension suppressed	1	01000011 🗕 D >

TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY

 $^\dagger These instructions are not included in the TMS320C1x instruction set. <math display="inline">^\ddagger These instructions are not included in the TMS32020 instruction set.$ 

	AUXILIARY REGISTERS AND DATA	PAGE POIN	ITER INSTRUCTIONS			
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE			
		WURDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0 1 1 1 1 1 1 0 <b>←</b> ───K────			
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register AR0	1	1 1 0 0 1 1 1 0 0 1 0 1 0 <b>⊲</b> CM►			
LAR	Load auxiliary register	1	0 0 1 1 0 ◀-R-► I ◀D►			
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <b>◄-R→ ◀K</b>			
LARP	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>4 R - &gt;</del>			
LDP	Load data memory page pointer	1	01010010I <b></b> D>			
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 🖛 DP >			
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1 1 0 1 0 <b>←</b> R→ 0 0 0 0 0 0 0 0			
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I 🖛 D			
SAR	Store auxiliary register	1	0 1 1 1 0 ◀-R-► I ◀₽			
SBRK <sup>‡</sup>	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 <b>4</b> −−−−−K−−−− <b>−</b> ►			
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS			
		NO.				
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1			
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 1 <del>&lt;</del> D			
LT	Load T register	1	0 0 1 1 1 1 0 0 l <b></b> D>			
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 J			
LTD	Load T register, accumulate previous product,	1	0 0 1 1 1 1 1 1 4 D			
210	and move data					
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I <b>∢</b> D>			
LTS <sup>†</sup>	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 ↓ ◀━━━━━━━━━━━━━━━━━━━━━━━━			
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 I <b>◄</b> D►			
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 I <b></b> D			
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 I <b></b> D			
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 I 🖛 D			
MPYK	Multiply immediate	1	1 0 1 <b>∢</b> K►			
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 I <b>◄</b> D►			
MPYU <sup>‡</sup>	Multiply unsigned	1	1 1 0 0 1 1 1 1 I <b>◄</b> D►			
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0			
SPAC	Subtract P register from accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0			
SPH‡	Store high P register	1	0 1 1 1 1 1 0 1 I <b>←</b> D►			
SPL <sup>‡</sup>	Store low P register	1	0 1 1 1 1 1 0 0 I 🛶D			
SPM <sup>†</sup>	Set P register output shift mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <b>⊲</b> PM►			
SORA <sup>†</sup>	Square and accumulate	1	0 0 1 1 1 0 0 1 I <b></b> D>			

#### TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



# TMS320C25

#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

TABLE 3.	TMS320C25	INSTRUCTION	SET	SUMMARY	(CONTINUED)

	BRANCH/CALL IN	STRUCTIO	NS			
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE			
		WUNDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>4</b> − − − − →			
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1			
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>← −−−−</b> − <b>→</b>			
BBNZ <sup>†</sup>	Branch if TC bit $\neq$ 0	2	1 1 1 1 1 0 0 1 1 <b>← D</b> → →			
BBZ†	Branch if TC bit $= 0$	2	1 1 1 1 1 0 0 0 1 <b></b> D>			
BC‡	Branch on carry	2	0 1 0 1 1 1 1 0 1 <b></b> D>			
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 <del>&lt; </del>			
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←</b> D►			
BIOZ	Branch on I/O status = 0	2	1 1 1 1 1 0 1 0 1 <b></b>			
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 <del>&lt;</del> D			
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b></b> D			
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b>			
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>4</b>			
BNZ	Branch if accumulator $\neq 0$	2	1 1 1 1 0 1 0 1 1 <b>←</b>			
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <b></b>			
BZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 <b>←</b> D <b></b> ►			
CALA	Call subroutine indirect	· 1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0			
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b></b> D			
RET	Return from subroutine		1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0			
	I/O AND DATA MEMO					
		<u> </u>				
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE			
		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
BLKD <sup>†</sup>	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 I <b>← → D → →</b>			
BLKP <sup>†</sup>	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b>◄</b> D>			
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 ! <b></b> D>			
FORT <sup>†</sup>	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 FO			
IN	Input data from port	1	1 0 0 0 <b>←</b> PA→ I <b>←</b> →D→→			
OUT	Output data to port	1	1 1 1 0 <b>←</b> PA <b>►</b> I <b>←D►</b>			
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0			
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0			
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0			
SFSM‡	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1			
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1			
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1			
TBLR	Table read	1	0 1 0 1 1 0 0 0 I <b></b> D			
TBLW	Table write	1 1	0 1 0 1 1 0 0 1 I 🖛 D			

 $^\dagger These instructions are not included in the TMS320C1x instruction set. <math display="inline">^\ddagger These instructions are not included in the TMS32020 instruction set.$ 



	CONTROL INSTRUCTIONS						
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE				
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
BIT <sup>†</sup>	Test bit	1	1 0 0 1 <b>←</b> B <b>→</b> I <b>←</b> D <b>→</b>				
BITT <sup>†</sup>	Test bit specified by T register	1	0 1 0 1 0 1 1 1 1 ◀				
CNFD <sup>†</sup>	Configure block as data memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 0				
CNFP <sup>†</sup>	Configure block as program memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 1				
DINT	Disable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 1				
EINT	Enable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0				
IDLE <sup>†</sup>	Idle until interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 1				
LST	Load status register STO	1	0 1 0 1 0 0 0 0 I <b>◄</b> D►				
LST1 <sup>†</sup>	Load status register ST1	1	0 1 0 1 0 0 0 1 I <b>◄</b> D>				
NOP	No operation	1	0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0				
POP	Pop top of stack to low accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1				
POPD <sup>†</sup>	Pop top of stack to data memory	1	0 1 1 1 1 0 1 0 I <b>◄</b> D►				
PSHD <sup>†</sup>	Push data memory value onto stack	1	0 1 0 1 0 1 0 0 I <b>∢</b> D►				
PUSH	Push low accumulator onto stack	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 0				
RC‡	Reset carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 0				
RHM <sup>‡</sup>	Reset hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0				
ROVM	Reset overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 1 0				
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0 1 0 0 1 0 1 1 I <b>◄</b> D►				
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1 1 0 0 1 0 1 1 <b>∢</b> K				
RSXM <sup>†</sup>	Reset sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 0				
RTC‡	Reset test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 0				
sc‡	Set carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1				
SHM‡	Set hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 1				
SOVM	Set overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 1 1				
SST	Store status register STO	1	0 1 1 1 1 0 0 0 I <b>◄</b> D►				
SST1 <sup>†</sup>	Store status register ST1	1	0 1 1 1 1 0 0 1 i 🖛 D				
SSXM <sup>†</sup>	Set sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 1				
STC‡	Set test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 1				
TRAP <sup>†</sup>	Software interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0				

# TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



#### TMS32020 PRODUCT NOTIFICATION

Texas Instruments has identified an unusual set of circumstances that will cause the BIT (Test Bit) instruction on the TMS32020 to affect the contents of the accumulator; ideally, the BIT instruction should not affect the accumulator. This set of conditions is:

- 1. The overflow mode is set (the OVM status register bit is set to one).
- 2. And, the two LSBs of the BIT instruction opcode word are zero.
  - a) When direct memory addressing is used, every fourth data word is affected; all other locations are not affected.
  - b) When indirect addressing is used, the two LSBs will be zero if a new ARP is not selected or if a new ARP is selected and that ARP is 0 or 4.
- And, adding the contents of the accumulator with the contents of the addressed data memory location, shifted by 2 <sup>(bit code)</sup>, causes an overflow of the accumulator.

If all of these conditions are met, the contents of the accumulator will be replaced by the positive or negative saturation value, depending on the polarity of the overflow.

Various methods for avoiding this phenomenon are available:

- If the TMS32020 is not in the saturation mode when the BIT instruction is executed, the device
  operates properly and the accumulator is not affected.
- Execute the Reset Overflow Mode (ROVM) instruction immediately prior to the BIT instruction and the Set Overflow Mode (SOVM) instruction immediately following the BIT instruction.
- If direct memory addressing is being used during the BIT instructions, reorganize memory so that the page relative locations 0, 4, 8, C, 10.. are not used.
- If indirect addressing is being used during the BIT instruction, select a new ARP which is not ARO or AR4. If necessary, follow the instruction with a LARP AR0 or LARP AR4 to restore the code.
- Use the Test Bit Specified by T Register (BITT) instruction instead of the BIT instruction. The BITT instruction operates correctly and will not affect the accumulator under any circumstances.
- Replace TMS32020 with TMS320C25 for ideal pin-to-pin and object-code compatibility. The BIT
  instruction on the TMS320C25 executes properly and will not affect the accumulator under any
  circumstances.



A-18

#### development support

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 4 lists the development support products for the second-generation TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, application boards, software development boards, and in-circuit emulators. Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274-2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274-2323. The BBS serves 2400-, 1200- and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

# TABLE 4. TMS320 SECOND-GENERATION SOFTWARE AND HARDWARE SUPPORT

SOFTWARE TOOLS	PART NUMBER
Macro Assembler/Linker	
IBM MS/PC-DOS	TMDS3242850-02
VAX/VMS	TMDS3242250-08
VAX ULTRIX	TMDS3242260-08
SUN UNIX	TMDS3242550-08
Simulator	
IBM MS/PC-DOS	TMDS3242851-02
VAX/VMS	TMDS3242251-08
C Compiler	
IBM MS/PC-DOS	TMDX3242855-02
VAX/VMS	TMDX3242255-08
VAX ULTRIX	TMDX3242265-08
SUN UNIX	TMDX3242555-08
Digital Filter Design Package (DFDP)	
IBM PC-DOS	DFDP-IBM002
DSP Software Library	
IBM MS/PC-DOS	TMDC3240812-12
VAX/VMS	TMDC3240212-18
HARDWARE TOOLS	PART NUMBER
Analog Interface Board 2 (AIB2)	RTC/AIB320A-06
Analog Interface Board Adaptor	RTC/ADP320A-06
EPROM Programmer Adaptor Socket	
(68 to 28-pin)	TMDX3270120
Software Development System (SWDS)	TMDX3268821
XDS/22 Emulator (see Note)	TMDS3262221
XDS/22 Upgrade	
(TMS32020 to TMS320C2x)	TMDX3282226

NOTE: Emulation support for the TMS320C25-50 is available from Macrochip Research, Inc.; refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for the mailing address.



#### documentation support

Extensive documentation supports the second-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in the book, *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A). An application report, *Hardware Interfacing to the TMS320C25* (SPRA014A), is available for that device.

A series of DSP textbooks is being published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the TMS320 family.

Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 documentation. To receive copies of second-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.

#### specification overview

The electrical specifications for the TMS32020, TMS320C25, TMS320E25, and TMS320C25-50 are given in the following pages. Note that the electrical specifications for the the TMS320E25 are identical to those for the TMS320C25, with the addition of EPROM-related specifications. A summary of differences between TMS320C25 and TMS320C25-50 specifications immediately follows the TMS320C25-50 specification.



# TMS32020

#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### absolute maximum ratings over specified temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	-0.3 V to 7 V
Input voltage range	-0.3 V to 7 V
Output voltage range	-0.3 V to 7 V
Continuous power dissipation	<b>2.0</b> W
Operating free-air temperature range	.0°C to 70°C
Storage temperature range	5°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to VSS.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
Vss	Supply voltage			0		V
V		All inputs except CLKIN	2		V <sub>CC</sub> +0.3	V
VIH High-level input voltage	CLKIN	2.4		V <sub>CC</sub> +0.3	V	
<u>.</u>		All inputs except CLKIN	-0.3		0.8	V
VIL Low-level input voltage	Low-level input voltage	CLKIN	-0.3		0.8	v
юн	High-level output current	• • • • • • • • • • • • • • • • • • • •			300	μA
IOL	Low-level output current				2	mA
TA	Operating free-air temper	ature (see Notes 1 and 2)	0		70	°C

NOTES: 1. Case temperature (T<sub>C</sub>) must be maintained below 90°C.

2.  $R_{\theta JA} = 36 \text{ °C/Watt}, R_{\theta JC} = 6 \text{ °C/Watt}.$ 

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	v
ΙZ	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μA
Ι <u>ι</u>	Input current	V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>	- 10		10	μΑ
		$T_A = 0^{\circ}C$ , $V_{CC} = MAX$ , $f_X = MAX$			360	mA
lcc	Supply current	$T_A = 25 ^{\circ}C, V_{CC} = MAX, f_x = MAX$		250		mA
		$T_C = 90$ °C, $V_{CC} = MAX$ , $f_X = MAX$			285	mA
CI	Input capacitance				15	pF
CO	Output capacitance				15	pF

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.

# **CLOCK CHARACTERISTICS AND TIMING**

The TMS32020 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
f <sub>X</sub> Input clock frequency	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	6.7	20.5	MHz
f <sub>sx</sub> Serial port frequency	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	50†	2563	kHz
C1, C2	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	10	)	pF

<sup>†</sup>Value derived from characterization data; minimum  $f_{SX}$  at test = 825 kHz.




FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics	over recommended	operating	conditions	(see Note 3	3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>c(C)</sub>	CLKOUT1/CLKOUT2 cycle time	195		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	25		60	ns
<sup>t</sup> f(C)	CLKOUT1/CLKOUT2/STRB fall time			10	ns
t <sub>r</sub> (C)	CLKOUT1/CLKOUT2/STRB rise time			10	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20-15	20	2Q+15	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q-15	20	2Q + 15	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-10	Q	Q+10	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .



# TMS32020

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	48.8		150	ns
t <sub>f(CI)</sub>	CLKIN fall time			10 <sup>‡</sup>	ns
t <sub>r</sub> (Cl)	CLKIN rise time			10‡	ns
tw(CIL)	CLKIN low pulse duration, $t_{C(CI)} = 50$ ns (see Note 4)	40			ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	40			ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	10		Q-10	ns
th(S)	SYNC hold time from CLKIN low	15			ns


<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .


4. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.











(b) OUTPUTS FIGURE 4. VOLTAGE REFERENCE LEVELS



#### MEMORY AND PERIPHERAL INTERFACE TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-15	٥	Q+15	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 15	0	15	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 5)	Q-30			ns
<sup>t</sup> h(A)	Address hold time after STRB high (see Note 5)	Q-15			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)		20		ns
<sup>t</sup> w(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)		20		ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	20-45			ns
th(D)W	Data write hold time from STRB high	Q-15	۵		ns
t <sub>en</sub> (D)	Data bus starts being driven after STRB low (write cycle)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		۵	Q+30‡	ns
td(MSC)	MSC valid from CLKOUT1	- 25	0	25	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

# timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
ta(A)	Read data access time from address time (read cycle, see Notes 5 and 7)			3Q-70‡	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	40			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
td(SL-R)	READY valid after STRB low (no wait states)			Q-40	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-40	ns
<sup>t</sup> h(SL-R)	READY hold time after STRB low (no wait states)	Q-5			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q-5			ns
<sup>t</sup> d(M-R)	READY valid after MSC valid			2 <u>Q</u> – 50	ns
th(M-R)	READY hold time after MSC valid	0			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

7. Read data access time is defined as  $t_a(A) = t_{su}(A) + t_w(SL) - t_{su}(D)R$ .



# RS, INT, BIO, AND XF TIMING

#### switching characteristics over recommended operating conditions (see Notes 3 and 8)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			45	ns
td(IACK)	CLKOUT1 to IACK valid	- 25	0	25	ns
t <sub>d(XF)</sub>	XF valid before falling edge of STRB	Q-30			ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### timing requirements over recommended operating conditions (see Notes 3 and 8)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	50			ns
t <sub>h(IN)</sub>	INT/BIO/RS hold after CLKOUT1 high	0			ns
<sup>t</sup> f(IN)	INT/BIO fall time			15 <sup>‡</sup>	ns
tw(IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>			ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

# HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> d(C1L-AL)	HOLDA low after CLKOUT1 low	-25 <sup>‡</sup>		25	ns
<sup>t</sup> dis(AL-A)	HOLDA low to address three-state		15 <sup>‡</sup>		ns
tdis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 9)	-		30‡	ns
td(HH-AH)	HOLD high to HOLDA high			50	ns
<sup>t</sup> en(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 9)			10 <sup>‡</sup>	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
td(C2H-H)	HOLD valid after CLKOUT2 high			Q-45	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



<sup>8.</sup> RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### SERIAL PORT TIMING

# switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			100	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			50	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			60	ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

10. The last occurrence of FSX falling and CLKX rising.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	390	20,000 †	ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time		50 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time		50 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	150	12,000	ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	150	12,000	ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	20		ns
<sup>t</sup> h(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	20		ns
th(DR)	DR hold time after CLKR falling edge	20		ns

<sup>†</sup>Value derived from characterization data; minimum  $f_{SX}$  at test = 825 kHz.

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

11. The duty cycle of the serial port clock must be within 40-60%.



#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup> 0.3 V to 7 Input voltage range: TMS320E25 pins 24 and 250.3 V to 15	
All other inputs	
Output voltage range	
• •	
Continuous power dissipation	°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.75	5	5.25	V
Vss	Supply voltage		· · · ·		0		V
		All ir	puts except CLKIN/CLKX/CLKR/INT (0-2)	2.35		V <sub>CC</sub> +0.3	v
VIH	High-level input voltage	INT	0-2)	2.5		V <sub>CC</sub> +0.3	v
		CLKI	N/CLKX/CLKR	3.5		V <sub>CC</sub> +0.3	V
V.,	Low-level input voltage	All ir	puts except MP/MC	-0.3		0.8	v
VIL		MP/Ñ		-0.3		0.8	V
ЮН	High-level output current					300	μA
IOL	Low-level output current					, 2	mA
т.	Operating free-air temper	oturo	TMS320C25, TMS320E25	0		70	°C
ΤA	Operating free-air temper	ature	TMS320C25GBA	-40		85	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр§	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	v
Ιz	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μA
4	Input current	$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
	Normal			110	185	
lcc	Supply current Idle/HOLD	$T_{A} = 0 ^{\circ}C,  V_{CC} = MAX,  f_{X} = MAX$		50	100	mA
CI	Input capacitance			15		pF
CO	Output capacitance			15		pF

<sup>§</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



#### CLOCK CHARACTERISTICS AND TIMING

The TMS320C25 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit; see the application report, *Hardware Interfacing to the TMS320C25* (SPRA014A).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
fx	Input clock frequency		6.7	40.96	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	0†	5,120	kHz
C1, C	2			10	pF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz.




FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

			1141	1
switching characteristics over	recommended o	perating	conditions	(See Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	97.7		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
<sup>t</sup> f(C)	CLKOUT1/CLKOUT2/STRB fall time			5	ns
<sup>t</sup> r(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20-8	20	20+8	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	20-8	20	20+8	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-5	۵	Q+5	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>c</sub> (CI)	CLKIN cycle time	24.4	150	ns
tf(CI)	CLKIN fall time		5‡	ns
t <sub>r(CI)</sub>	CLKIN rise time		5‡	ns
tw(CIL)	CLKIN low pulse duration, t <sub>c(CI)</sub> = 50 ns (see Note 4)	20		ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20		ns
t <sub>su</sub> (S)	SYNC setup time before CKLIN low	5	Q-5	ns
th(S)	SYNC hold time from CLKIN low	8		ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .


4. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.



	f <sub>crystal</sub> (MHz)	L (μH)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8

#### **FIGURE 3. EXTERNAL CLOCK OPTION**

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, and TMS320C25-50. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRA014A) for details on circuit operation.



**FIGURE 4. TEST LOAD CIRCUIT** 



SPRS010B - MAY 1987 - REVISED NOVEMBER 1990





#### MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-6	٥	Q+6	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	-6	0	6	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 5)	Q-12			ns
th(A)	Address hold time after STRB high (see Note 5)	Q-8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q-5		2Q+5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	2Q-5		2Q + 5	ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	20-20			ns
th(D)W	Data write hold time from STRB high	Q-10	۵		ns
t <sub>en</sub> (D)	Data bus starts being driven after STRB low (write cycle)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		۵	Q+15 <sup>‡</sup>	ns
td(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

<sup>‡</sup>Value derived from characterization data and not tested.

- NOTES: 3. Q = 1/4t<sub>C</sub>(C). 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."
  - 6. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 20 with no wait states.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
ta(A)	Read data access time from address time (read cycle, see Notes 5 and 7)		30-35	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	23		ns
th(D)R	Data read hold time from STRB high	0		ns
td(SL-R)	READY valid after STRB low (no wait states)		Q-20	ns
td(C2H-R)	READY valid after CLKOUT2 high		Q-20	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q+3		ns
th(C2H-R)	READY hold after CLKOUT2 high	Q+3		ns
td(M-R)	READY valid after MSC valid		20 – 25	ns
th(M-R)	READY hold time after MSC valid	0		ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .

#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

# RS, INT, BIO, and XF TIMING

#### switching characteristics over recommended operating conditions (see Notes 3 and 8)

_	PARAMETER	MIN	ТҮР	МАХ	UNIT
td(RS)	CLKOUT1 low to reset state entered			22 <sup>‡</sup>	ns
td(IACK)	CLKOUT1 to IACK valid	-6	0	12	ns
td(XF)	XF valid before falling edge of STRB	Q – 15			ns

.<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### timing requirements over recommended operating conditions (see Notes 3 and 8)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
t <sub>h</sub> (IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
tf(IN)	INT/BIO fall time			8‡	ns
tw(IN)	INT/BIO low pulse duration	t <sub>c</sub> (C)			ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

# HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1L-AL) HOLDA low after CLKOUT1 low	0		10	ns
t <sub>dis(AL-A)</sub> HOLDA low to address three-state		0‡		ns
tdis(C1L-A) Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			20 <sup>‡</sup>	ns
t <sub>d(HH-AH)</sub> HOLD high to HOLDA high			25	ns
ten(A-C1L) Address driven before CLKOUT1 low (HOLD mode, see Note 9)			8‡	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C}(C)$ .

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q-24	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .

#### SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER			түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			75	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			40	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40	ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

10. The last occurrence of FSX falling and CLKX rising.

#### timing requirements over recommended operating conditions (see Note 3)

	· · · · · · · · · · · · · · · · · · ·	MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup>	200			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
ŵw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			ns
th(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	10			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz. <sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

11. The duty cycle of the serial port clock must be within 40-60%.



#### EPROM PROGRAMMING

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, Vpp <sup>‡</sup>	-0.6 V to 15 V
Input voltage range on pins 24 and 25	-0.3 V to 15 V

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to GND.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Programming mode supply voltage (see Note 13)		6		V
V <sub>CC</sub> Read mode supply voltage	4.75	5	5.25	V
Vpp Programming mode supply voltage	12	12.5	13	V
Vpp Read mode supply voltage (see Note 12)		Vcc		V

NOTES: 12. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.25 V).

13. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. This device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

#### electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр§	MAX	UNIT
IPP1	Vpp supply current	$V_{PP} = V_{CC} = 5.25 V$			100	μA
IPP2	Vpp supply current (during program pulse)	V <sub>PP</sub> = 13 V		30	50	mA

<sup>§</sup>All typical values except for I<sub>CC</sub> are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C..

recommended timing requirements for programming,  $T_A = 25 \,^{\circ}C$ ,  $V_{CC} = 6 \,^{\circ}V$ ,  $V_{PP} = 12.5 \,^{\circ}V$  (see Notes 14 and 15)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su</sub> (E)	Ē setup time	2			μs
t <sub>su</sub> (G)	G setup time	2			μS
tdis(G)	Output disable time from G	0		130¶	ns
t <sub>en(G)</sub>	Output enable time from G			150¶	ns
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μs
tsu(VCC)	V <sub>CC</sub> setup time	. 2	-		μS
<sup>t</sup> h(A)	Address hold time	0			μS
th(D)	Data hold time	2			μs

Value derived from characterization data and not tested.

NOTES: 14. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

15. Common test conditions apply for tdis(G) except during programming.



#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	. –0.3 V to 7 V
Input voltage range	0.3 V to 7 V
Output voltage range	0.3 V to 7 V
Continuous power dissipation	1.5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause damage to device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. <sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
Vss	Supply voltage			0		V
		INTO-INT2	2.5			V
VIH	High-level input voltage	CLKIN, CLKX, CLKR	3.5			V
		Other inputs	2.35			V
		MP/MC			0.8	v
VIL	Low-level input voltage	CLKIN			0.8	V
		Other inputs			0.8	V
юн	High-level output current				300	μA
IOL	Low-level output current				2	mA
TA	Operating free-air temperature		0		70	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP§	мах	UNIT
Vон	High-level output volta	ge	V <sub>CC</sub> =MIN, I <sub>OH</sub> =MAX	2.4			V
VOL	Low-level output volta	ge	V <sub>CC</sub> =MIN, 1 <sub>OL</sub> =MAX			0.6	V
IZ	Three-state current		V <sub>CC</sub> = MAX	- 20		20	μA
l;	Input current		VI = VSS to VCC	- 10		10	μA
100	Supply ourrent	Normal	T <sub>A</sub> =0°C, V <sub>CC</sub> =MAX, f <sub>x</sub> =MAX		110	185	- mA
ICC	Supply current	Idle, HOLD			50	100	
CI	Input capacitance				15		pF
Co	Output capacitance				15		pF

<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



# **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25-50 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal accross X1 and X2, CLKIN. The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be in either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
f <sub>x</sub>	Input clock frequency	$T_A = 0$ °C to 70°C	6.7		51.2	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0$ °C to 70 °C	0		6.4	MHz
C1,C2	2	$T_A = 0$ °C to 70°C		10		pF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f<sub>SX</sub> = 0 Hz.




FIGURE 6. INTERNAL CLOCK OPTION

# external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN, with X1 left unconnected. The external frequency injected must conform to specifications listed in the following table.

#### switching characteristics over recommended operating conditions (see Note 3)


	PARAMETER	MIN	NOM MAX	UNIT
t <sub>c(C)</sub>	CLKOUT1, CLKOUT2 cycle time	78.13	597	ns
td(CIH-C)	CLKIN high to CLKOUT1, CLKOUT2, STRB high, low	12	27	ns
tf(C)	CLKOUT1, CLKOUT2, STRB fall time		4	ns
tr(C)	CLKOUT1, CLKOUT2, STRB rise time		.4	ns
tw(CL)	CLKOUT1, CLKOUT2 low pulse duration	20-7	20+3	ns
tw(CH)	CLKOUT1, CLKOUT2 high pulse duration	20-3	2Q+7	ns
•	CLKOUT1 high to CLKOUT2 low,	Q-6	0+2	ns
td(C1-C2)	CLKOUT2 high to CLKOUT1 high, etc.	u-6	u+2	ns

NOTE 3:  $Q = 1/4 t_{C(C)}$ .



# TMS320C25-50

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



	f <sub>crystal</sub> , MHz	L, μΗ
TMS320C25	40.96	1.8
TMS320E25	40.96	1.8
TMS320C25-50	51.20	1.0

#### FIGURE 7. EXTERNAL CLOCK OPTION

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
tc(CI)	CLKIN cycle time	19.53		150	ns
tf(CI)	CLKIN fall time			5‡	ns
tr(CI)	CLKIN rise time			5‡	ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20			ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20			ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	4		Q-4	ns
<sup>t</sup> h(S)	SYNC hold time from CLKIN low	4			ns

 $\ensuremath{^{\ddagger}}\xspace Value$  derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

4. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.



#### MEMORY AND PERIPHERAL INTERFACE TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP MAX	UNIT
td(C1-S)	STRB from CLKOUT (if STRB is present	Q-5	Q+3	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 2	5	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 5)	Q-11		ns
<sup>t</sup> n(A)	Address hold time after STRB high (see Note 5)	Q-4		ns
<sup>t</sup> w(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q-5	2Q+2	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	20-2	2Q+5‡	ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait)	20-17		ns
th(D)W	Data write hold time from STRB high	Q - 5		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write)	0‡		ns
tdis(D)	Data bus three-state after STRB high, (write)		Q Q+15 <sup>‡</sup>	ns
td(MSC)	MSC valid from CLKOUT1	- 1	9	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

- 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".
- Delay between CLKOUT1, CLKOUT2, and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (see Notes 5 and 7)			3Q - 30	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	19			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
td(SL-R)	READY valid after STRB low (no wait states)			Q-21	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-21	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q-1			ns
td(C2H-R)	READY valid after CLKOUT2 high	Q-1			ns
td(M-R)	READY valid after MSC valid			20-24	ns
<sup>t</sup> h(M-R)	READY hold time after MSC valid	0			ns

NOTES: 3.  $Q = 1/4 t_{c(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .



**ADVANCE INFORMATION** 

A-38

# RS, INT, BIO, and XF TIMING

# switching characteristics over recommended operating conditions (see Notes 3 and 16)

	PARAMETER	MIN	TYP MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered		22 <sup>‡</sup>	ns
td(IACK)	CLKOUT1 to IACK valid	- 5	7	ns
td(XF)	XF valid before falling edge of STRB	Q-8		ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $\underline{Q} = \frac{1}{4t_{c(C)}}$ 

16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

#### timing requirements over recommended operating conditions (see Notes 3 and 16)

		MIN	NOM N	IAX	UNIT
t <sub>su</sub> (IN)	INT, BIO, RS setup before CLKOUT1 high	25			ns
th(IN)	IN, BIO, RS hold after CLKOUT1 high	0			ns
tf(IN)	INT, BIO fall time			8‡	ns
t <sub>w</sub> (IN)	INT, BIO low pulse duration	<sup>t</sup> c(C)			ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

# HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(CIL-AL)	HOLDA low after CLKOUT1 low	1‡		11	ns
tdis(AL-A)	HOLDA low to address three-state		0‡		ns
tdis(CIL-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 17)			20 <sup>‡</sup>	ns
td(HH-AH)	HOLD high to HOLDA high			19	ns
ten(A-CIL)	Address driven before CLKOUT1 low (HOLD mode, see Note 17)			8‡	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

17. A15-A0, PS, DS, STRB, and R/W timings are all included in timings referenced as "address".

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
t <sub>d(C2H-H)</sub> HOLD valid after CLKOUT2 high			Q-19	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .

# TMS320C25-50

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

## SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER		түр	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 18)			75	ns
td(FL-DX)	DX valid after falling edge (TXM = 0, see Note 18)			40	ns
td(CH-FS)	FSX valid after CLKX raising edge (TXM = 1)			40	ns

NOTES: 3.  $Q = \frac{1}{4} t_{c(C)}$ .

18. The last occurrence of FSX falling and CLKX rising.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	МАХ	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup>	160			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low or high pulse duration (see Note 19)	64			ns
t <sub>su</sub> (FS)	FSX or FSR setup time before CLKX, CLKR falling edge (TXM = 0)	5			ns
<sup>t</sup> h(FS)	FSX or FSR hold time after CLKX, CLKR falling edge (TXM = 0)	10		i	ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	5			ns
th(DR)	DR hold time after CLKR falling edge	10			ns

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 kHz. However, the serial port was fully static but will properly function down to f<sub>SX</sub> = 0 Hz.

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

19. The cycle of the serial port must be within 40%-60%.

#### **CONTRAST SUMMARY OF ELECTRICAL SPECIFICATIONS**

The following table presents electrical parameters which differ between TMS320C25 (40 MHz, 100 ns) and TMS320C25-50 (50 MHz, 80 ns).

#### clock characteristics and timing

PARAMETER		TMS320C25			TMS320C25-50			
		ТҮР	MAX	MIN	TYP MA			
t <sub>c</sub> (C)	97.7		597	78.13	59	7 ns		
td(CIH-C)	5		30	12	:	27 ns		
t <sub>f</sub> (C)			5			4 ns		
tr(C)			5			4 ns		
tw(CL)	20-8	20	2Q+8	20-7	/20+	3 ns		
tw(CH)	20-8	20	20+8	12Q-3	20+	7 ns		
<sup>t</sup> d(C1-C2)	Q-5	Q	Q+5	Q-6	Q+	2 ns		
t <sub>su</sub> (S)	5		Q – 5	4	۵-	4 ns		
<sup>t</sup> h(S)	8			4		ns		



# TMS320C25-50

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

	TN	15320C2	5	TMS	320C25	-50	
PARAMETER	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
td(C1-S)	Q-6	Q	Q+6	Q-5		Q+3	ns
<sup>t</sup> d(C2-S)	-6	0	6	-2		5	ns
t <sub>su</sub> (A)	Q-12			Q-11			ns
th(A)	Q-8			Q-4			ns
t <sub>w(SL)</sub>		20		20 - 5		20+2	ns
tw(SH)_		20		20-2		2Q+5	ns
t <sub>su</sub> (D)W	20 - 20			20-17			ns
th(D)W	Q-10	Q		Q-5			ns
td(MSC)	- 12	0	12	-1		9	ns
t <sub>a(A)</sub>			3Q – 35			30-30	ns
t <sub>su</sub> (D)R	23			19			ns
th(D)R	0			0			ns
td(SL-R)			Q - 20			Q-21	ns
td(C2H-R)			Q – 20			Q-21	ns
th(SL-R)	Q+3			Q-1			ns
th(C2H-R)	Q+3			Q-1			ns
<sup>t</sup> d(M-R)			2 <b>Q</b> – 25			20-24	ns
th(M-R)	0			0			ns

## memory and peripheral interface timing

# RS, INT, BIO, and XF timing

PARAMETER	TN	TMS320C25			TMS320C25-50			
	MIN	TYP	MAX	MIN	ТҮР	MAX	UNIT	
t <sub>d</sub> (IACK)	-6	0	12	- 5		7	ns	
<sup>t</sup> d(XF)	Q-15			Q - 8			ns	
t <sub>su</sub> (IN)	32			25			ns	
t <sub>h</sub> (IN)	0			0			ns	

# **HOLD** timing

PARAMETER		TMS320C25			TMS320C25-50			UNIT
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
td(C1L-AL)	· · · · · · · · · · · · · · · · · · ·	0		10	1		11	ns
td(HH-AH)				25			19	ns
<sup>t</sup> d(C2H-H)				Q-24			Q-19	ns

# serial port timing

	TMS320C25			TMS320C25-50			UNIT
PARAMETER	MIN	TYP	MAX	MIN	ТҮР	MAX	
td(CH-DX)			75			70	ns
t <sub>d</sub> (FL-DX)			40			40	ns
td(CH-FS)			40			40	ns
t <sub>su</sub> (FS)	18			5			ns
th(FS)	20			10			ns
t <sub>su</sub> (DR)	10			5			ns
t <sub>h</sub> (DR)	20			10			ns



# **ADVANCE INFORMATION**

# TMS320 SECOND-GENERATION DEVICES


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### TIMING DIAGRAMS

This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


#### clock timing





# TMS320 SECOND-GENERATION DEVICES


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


#### one wait-state memory access timing





## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




 $^{\dagger}Control signals are <math display="inline">\overline{DS}, \, \overline{IS}, \, R/\overline{W}, \, and \, XF.$  \*Serial port controls are DX and FSX.




# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### interrupt timing (TMS32020)



### interrupt timing (TMS320C25)







## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

serial port receive timing




serial port transmit timing






## TMS32020

## **BIO** timing




external flag timing






## TMS320C25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



external flag timing






## TMS32020

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

## HOLD timing (part A)




<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



## TMS32020

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



## TMS320C25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

## HOLD timing (part A)




<sup>†</sup> HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



## TMS320C25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



#### **TYPICAL SUPPLY CURRENT CHARACTERISTICS FOR TMS320C25**

#### TMS320C25FNL (PLCC) reflow soldering precautions

Recent tests have identified an industry-wide problem experienced by surface mounted devices exposed to reflow soldering temperatures. This problem involves a package cracking phenomenon sometimes experienced by large (e.g., 68-lead) plastic leaded chip carrier (PLCC) packages during surface mount manufacturing. This phenomenon can occur if the TMS320C25FNL is exposed to uncontrolled levels of humidity prior to reflow solder. This moisture can flash to steam during solder reflow, causing sufficient stress to crack the package and compromise device integrity. If the TMS320C25FNL is being socketed, *no* special handling precautions are required. In addition, once the device is soldered into the board, *no* special handling precautions are required.

In order to minimize moisture absorption, TI ships the TMS320C25FNL in "dry pack" shipping bags with a RH indicator card and moisture-absorbing desiccant. These moisture-barrier shipping bags will adequately block moisture transmission to allow shelf storage for 12 months from date of seal when stored at less than 60% relative humidity (RH) and less than 30°C. Devices may be stored outside the sealed bags indefinitely if stored at less than 25% RH and 30°C.

Once the bag seal is broken, the devices should be stored at less than 60% RH and 30 °C as well as reflowsoldered within two days of removal. In the event that either of the above conditions is not met, TI recommends these devices be baked in a clean oven at 125 °C and 10% maximum RH for 24 hours. This restores the devices to their "dry packed" moisture level.

#### NOTE

Shipping tubes will not withstand the 125 °C baking process. Devices should be transferred to a metal tray or tube before baking. Standard ESD precautions should be followed.

In addition, TI recommends that the reflow process not exceed two solder cycles and the temperature not exceed 220 °C.

If you have any additional questions or concerns, please contact your local TI representative.




## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### MECHANICAL DATA

#### 68-pin GB grid array ceramic package (TMS32020, TMS320C25)




#### ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### **MECHANICAL DATA**

68-lead plastic leaded chip carrier package (TMS320C25 and TMS320C25-50)



NOTES: A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

#### WARNING


When reflow soldering is required, refer to page 52 for special handling instructions.



#### MECHANICAL DATA

#### 68-lead FZ CER-QUAD, ceramic leaded chip carrier package (TMS320E25 only)

This hermetically-sealed chip carrier package consists of a ceramic base, ceramic cap, and a 68-lead frame. Hermetic sealing is accomplished with glass. The FZ package is intended for both socket- or surfacemounting. Having a Sn/Pb ratio of 60/40, the tin/lead-coated leads do not require special cleaning or processing when being surface-mounted.



NOTES: 1. Glass is optional, and the diameter is dependent on device application.

2. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.

3. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

4. The lead contact points are within 0,15 (0.006) of being planar.



### TMS320E25

#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### programming the TMS320E25 EPROM cell

The TMS320E25 includes a 4K  $\times$  16-bit EPROM, implemented from an industry-standard EPROM cell, to perform prototyping and early field testing and to achieve low-volume production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data. An EPROM adaptor socket (part # TMDX3270120), shown in Figure 8, is available to provide 68-pin to 28-pin conversion for programming the TMS320E25.




FIGURE 8. EPROM ADAPTOR SOCKET

Key features of the EPROM cell include standard programming and verification. For security against copyright violations, the EPROM cell features an internal protection mechanism to prevent proprietary code from being read. The protection feature can be used to protect reading the EPROM contents. This section describes erasure, fast programming and verification, and EPROM protection and verification.


#### fast programming and verification

The TMS320E25 EPROM cell is programmed using the same family and device codes as the TMS27C64 8K  $\times$  8-bit EPROM. The TMS27C64 EPROM series are ultraviolet-light erasable, electrically programmable read-only memories, fabricated using HVCMOS technology. The TMS27C64 is pin-compatible with existing 28-pin ROMs and EPROMs. The TMS320E25, like the TMS27C64, operates from a single 5-V supply in the read mode; however, a 12.5-V supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. When programmed in blocks, the data is loaded into the EPROM cell one byte at a time, the high byte first and the low byte second.

Figure 9 shows the wiring conversion to program the TMS320E25 using the 28-pin pinout of the TMS27C64. The pin nomenclature table provides a description of the TMS27C64 pins. The code to be programmed into the device should be serial mode. The TMS320E25 uses 13 address lines to address the 4K-word memory in byte format.



SPRS010B - MAY 1987 - REVISED NOVEMBER 1990



#### **PIN NOMENCLATURE (TMS320E25)**

SIGNALS	I/O	DEFINITION
A12 (MSB)-A0 (LSB)	I	On-chip EPROM programming address lines
CLKIN	I	Clock oscillator input
Ē	1	EPROM chip select
EPT	- I	EPROM test mode select
ច	I	EPROM read/verify select
GND	I	Ground
PGM	I I	EPROM write/program select
Q8(MSB)-Q1(LSB)	I/O	Data lines for byte-wide programming of on-chip 8K bytes of EPROM
RS	I	Reset for initializing the device
Vcc	I.	5-V power supply
VPP	I	12.5-V power supply

#### FIGURE 9. TMS320E25 EPROM CONVERSION TO TMS27C64 EPROM PINOUT

## TMS320E25

#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

Table 5 shows the programming levels required for programming, verifying and reading the EPROM cell. The paragraphs following the table describe the function of each programming level.

SIGNAL NAME <sup>†</sup>	TMS320E25 PIN	TMS27C64 PIN	PROGRAM	PROGRAM VERIFY	PROGRAM INHIBIT	READ	OUTPUT DISABLE
Ē	22	20	VIL	VĭL	VIH	VIL	VIL
G	42	22	VIH	PULSE	х	PULSE	VIH
PGM	41	27	PULSE	VIH	х	VIH	VIH
VPP	25	1	VPP	VPP	Vpp	Vcc	Vcc
Vcc	61,35	28	V <sub>CC</sub> +1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	Vcc	Vcc
VSS	27,44,10	14	VSS	VSS	V <sub>SS</sub>	V <sub>SS</sub>	VSS
CLKIN	52	14	VSS	VSS	VSS	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	VSS	V <sub>SS</sub>
EPT	24	26	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	VSS	VSS
Q1-Q8	18-11	11-13,15-19	DIN	Ωουτ	HI-Z	QOUT	HI-Z
A12-A10	40-38	2,23,21,	ADDR	ADDR	` X	ADDR	X
A9-A7	37,36,34	24,25,3	ADDR	ADDR	×	ADDR	X
A6	33	4	ADDR	ADDR	×	ADDR	X
A5	32	5	ADDR	ADDR	x	ADDR	X
A4	31	6	ADDR	ADDR	X	ADDR	X
A3-A0	30-28,26	7-10	ADDR	ADDR	Х	ADDR	X

#### TABLE 5. TMS320E25 PROGRAMMING MODE LEVELS

<sup>†</sup>In accordance with TMS27C64.

#### LEGEND:

 $V_{IH}$  = TTL high level;  $V_{IL}$  = TTL low level; ADDR = byte address bit  $V_{PP}$  = 12.5 V ± 0.5 V;  $V_{CC}$  = 5 ± 0.25 V; X = don't care  $\overline{PULSE}$  = low-going TTL level pulse;  $D_{IN}$  = byte to be programmed at ADDR  $\overline{O_{VIII}}$  =  $\overline{POM}$  putset bit

#### QOUT = byte stored at ADDR; RBIT = ROM protect bit.

#### erasure

Before programming, the device is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose UV-intensity × exposure-time) is 15 watt-seconds per square centimeter. A typical 12 milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located approximately 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. Note that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS320E25, the window should be covered with an opaque label.

#### fast programming


After erasure (all memory bits in the cell are logic one), logic zeroes are programmed into the desired locations. The fast programming algorithm, shown in Figure 10, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) on pins Q8-Q1. Once addresses and data are stable,  $\overrightarrow{PGM}$  is pulsed. The programming mode is achieved when VPP = 12.5 V,  $\overrightarrow{PGM} = V_{IL}$ ,  $V_{CC} = 6.0 \text{ V}$ ,  $\overrightarrow{G} = V_{IH}$ , and  $\overrightarrow{E} = V_{IL}$ . More than one TMS320E25 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 15 times. The final programming pulse is 4 ms times the number of prime programming pulses applied. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$ , and  $V_{PP} = 12.5 \text{ V}$ . When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ .



#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ . Figure 11 shows the timing for the program and verify operation.







## TMS320E25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




FIGURE 11. FAST PROGRAMMING TIMING

#### program inhibit

Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin or PGM pin.

#### read

The EPROM contents may be read independent of the programming cycle, provided the RBIT (ROM protect bit) has not been programmed. The read is accomplished by setting  $\overline{E}$  to zero and pulsing  $\overline{G}$  low. The contents of the EPROM location selected by the value on the address inputs appear on Q8-Q1.

#### output disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by establishing the output disable state. This state is selected by setting the  $\overline{G}$  and  $\overline{PGM}$  pins high. While output disable is selected, Q8-Q1 are placed in the high-impedance state.

#### **ROM** protection and verification

This section describes the code protection feature included in the EPROM cell, which protects code against copyright violations. Table 6 shows the programming levels required for protecting and verifying the EPROM. The paragraphs following the table describe the protect and verify functions.



#### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

SIGNAL <sup>†</sup>	TMS320E25	TMS27C64 PIN	ROM PROTECT	PROTECT VERIFY
Ē	22	20	VIH	VIL
G	42	22	VIH	VIL
PGM	41	17	VIH	VIH
VPP	25	1	Vpp	Vcc
Vcc	61,35	28	V <sub>CC</sub> +1	VCC
V <sub>SS</sub>	10,27,44	14	V <sub>SS</sub>	V <sub>SS</sub>
CLKIN	52	14	V <sub>SS</sub>	VSS
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	VPP	VPP
Q8-Q1	18-11	11-13,15-19	Q8 = PULSE	Q8 = RBIT
A12-A10	40-38	2,23,21	X	X
A9-A7	37,36,34	24,25,3	Х	x
A6	33	4	Х	VIL
A5	32	5	X	X
A4	31	6	VIH	x
A3-A0	30-28,26	7-10	X	X

TABLE 6. TMS320E25 PROTECT AND VERIFY EPROM MODE LEVELS

<sup>†</sup>In accordance with TMS27C64.

LEGEND:

 $V_{IH}$  = TTL high level;  $V_{IL}$  = TTL low level;  $V_{CC}$  = 5.0 V ± 0.25 V Vpp = 12.5 V ± 0.5 V; X = don't care

PULSE = low-going TTL level pulse; RBIT = ROM protect bit.

#### **EPROM** protect

The EPROM protect facility is used to completely disable reading of the EPROM contents to guarantee security of proprietary algorithms. This facility is implemented through a unique EPROM cell called the RBIT (EPROM protect bit) cell. Once the contents to be protected are programmed into the EPROM, the RBIT is programmed, disabling access to the EPROM contents and disabling the microprocessor mode on the device. Once programmed, the RBIT can be cleared only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of the proprietary algorithm. Programming the RBIT is accomplished using the EPROM protect cycle, which consists of setting the  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{PGM}$ , and A4 pins high, Vpp and EPT to 2.5 V  $\pm$  0.5 V, and pulsing Q8 low. The complete sequence of operations involved in programming the RBIT is shown in the flowchart of Figure 12. The required setups in the figure are detailed in Table 6.



## TMS320E25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




FIGURE 12. EPROM PROTECT FLOWCHART

#### protect verify

Protect verify is used following the EPROM protect to verify correct programming of the RBIT (see Figure 12). When using protect verify, Q8 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protect and verify timings are shown in Figure 13.



## TMS320E25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990




FIGURE 13. EPROM PROTECT TIMING





## Appendix B


This appendix contains data sheet information on the TMS320C26 digital signal processor.

## TMS320C26 Digital Signal Processor

## PRELIMINARY

- 100-ns Instruction Cycle Time
- 1568 Words of Configurable On-Chip Program/ Data RAM
- TMS320C25 pin for pin Compatible
- TMS320C25 Object Code Compatible Except for RAM Configuration Instructions
- 256 Words of On-Chip Program ROM
- 128k Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations. Adaptive Filtering, and Extended-Precision Arithmetic

- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- CMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Texas 🖑 Instruments

#### PIN NOMENCLATURE

SIGNALS	1/0/z*	DEFINITION
v <sub>cc</sub>	1	5 • V supply pins.
V <sub>ss</sub>	1	Ground pins.
X1	0	Output from internal oscillator for crystal.
X2 / CLKIN	1	Input to internal oscillator from crystal or external clock.
CLKOUT1	0	Master clock output (crystal or CLKIN frequency / 4).
CLKOUT2	0	A second clock output signal.
D15 - D0	1/0/Z	16 - bit data bus D15 (MSB) through DO (LSB). Multiplexed between program, data and I / O spaces.
A15 - A0	0/Z	16 - bit address bus A15 (MSB) through AO (LSB).
PS.DS.IS	01Z	Program, data and I / O space select signals.
R/W	0/Z	Read / write signal.
STRB	0/Z	Strobe signal.
RS	1 1	Reset input.
INT2.INTO	1	External user interrupt inputs.
MP/MC	1	Micropròcessor/microcomputer mode select pin.
MSC	0	Microstate complete signal.
TACK	0	Interrupt acknowledge signal.
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current
BR	ο	bus transaction is complete. Bus request signal. Asserted when the TMS320C26 requires access to an external global data memory space.
XF	0	External flag output (latched software - programmable signal).
HOLD	1	Hold input. When asserted. TMS320C26 goes into an idle mode and places the data address and control lines in the high - impedance state.
HOLDA	0	Hold acknowledge signal.
SYNC	Ĩ	Synchronization input.
BIO		Branch control input. Polled by BIOZ instruction.
DR		Serial data receive input.
CLKR		Clock input for serial port receiver.
FSR		Frame synchronization pulse for receive input.
DX	oiz	Serial data transmit ouput.
CLKX		Clock input for serial port transmitter.
FSX	1/0/Z	Frame synchronization pulse for transmit. May be configured as either an input or an output.

\*I/O/Z denotes input / output / high - impedance state.


#### description

The TMS320C26 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, moderns, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the TMS320C26 performs operations necessary for many real time digital signal processing algorithms. Since most instructions require only one cycle, the TMS320C26 is capable of executing ten million instructions per second. On-chip data RAM of 1568 words of 16 bits, on-chip program ROM of 256-words, direct addressing of up to 64K-words of external data memory space and 64K-words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.



#### functional block diagram (TMS320C26)



LEGENE
ACCH

ARB ARP DP

DRR DXR

Accumulator high ACCL ALU

Accumulator low Arithmetic logic unit Auxiliary register arithm metic unit Auxiliary register pointer buffer Auxiliary register pointer

Data memory page pointer
 Serial port data receive register
 Serial port data transmit register

- Interrupt mask register
   Instruction register
   Microcall stack MCS QIR PR PRD
  - Microcali stack Queue instruction register Product register Period register for timer Timer Temporary register

Interrupt flag register

- ÷
- PC PFC RPTC GREG program counter
   Prefacts counter
   Repeat instruction counter
   Global memory allocation register
   Serial port receive shift register
   A serial port transmit shift register RSR = Serial port receive XSR - Serial port transmit ARO-AR7 - Auxiliary registers STO,ST1 - Status registers C - Carry bit

Program counter



IFR IMR

TIM TR

IR

#### architecture

The TMS320C26 architecture is based on the TMS320C25 with a different internal RAM and ROM configuration. The TMS320C26 integrates 256 words of on-chip ROM and 1568 words of on-chip RAM compared to 4K words of on-chip ROM and 544 words of on-chip RAM for the TMS320C25. The TMS320C26 is pin for pin compatible with the TMS320C25.

Increased throughput on the TMS320C26 for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data intensive signal processing.

The architectural design of the TMS320C26 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating point support, block memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Three large on-chip RAM blocks, configurable either as separate program and data spaces or as three contiguous data blocks, provide increased flexibility in system design. Programs of up to 256 words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high speed on-chip RAM. A total data memory address space of 64K words is included to facilitate implementation of DSP algorithms. The VLSI implementation of the TMS320C26 incorporates all of these features as well as many others, including a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The TMS320C26 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logic instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator.
- Normalize fixed point numbers contained in the accumulator.
- · Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaling shifter

The TMS320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16-bits on the input data, as specified in the instruction word. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign extended, depending upon the value of the SXM (sign extension mode) bit of status register STO.



#### 16 × 16 bit parallel multiplier

The TMS320C26 has a 16  $\times$  16 bit-hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Registers (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the TMS320C26 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be fetched simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The TMS320C26 provides a memory mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT 1. A timer interrupt (TINT) is generated every time the timer decrements to zero, provided the timer interrupt is enabled. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT 1.

#### memory control

The TMS320C26 provides a total of 1568 words of 16 bit on-chip data RAM, divided into four separate blocks (B0, B1, B2, and B3). Of the 1568 words, 32 words (block B2) are always data memory, and all other words are programmable as either data or program memory. A data memory size of 1568 words allows the TMS320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external program memory into on-chip RAM, and then executed.

When using on-chip program RAM, ROM, or high speed external program memory, the TMS320C26 runs at full speed without wait states. However, the READY line can be used to interface the TMS320C26 to slower, less expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing and cuts system costs.

The TMS320C26 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the choice of memory configuration. The CONF 0 (configure all blocks as data memory), CONF 1 (configure block B0 as program memory), CONF 2 (configure block B0 and B1 as program memory) and CONF 3 (configure B0, B1, and B3 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C26 has six registers that are mapped into the data memory space at locations 0-5; a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



#### A. MEMORY MAPS AFTER A RESET OR CONF 0 A. 1 MP/MC = 1




Figure 1a. Memory maps




0. 1 111 /1110 - 1					
	PROGRAM		DATA		! <i>!</i> 0
0 (>0000)	INTERRUPTS AND RESERVED -(EXTERNAL)-	0 (>0000) 5 (>0005)	ON - CHIP MMRs	0	EXTERNAL
31 (>001F) 32 (>0020)		6 (>0006) 95 (>005F)	RESERVED	PAGE 0	
	EXTERNAL	96 (>0060) 127 (>007F)	ON - CHIP BLOCK B2		
		128 (>0080)	RESERVED	PAGE 1-3	
63487 (>F7FF) 63488 (>F800)	RESERVED	511 (>01FF) 512 (>0200)	DOES NOT EXIST	PAGE 4 - 7	
63999 (>F9FF) 64000 (>FA00)	ON - CHIP BLOCK B0	1023 (>03FF) 1024 (>0400)	ON - CHIP BLOCK B1	PAGE 8 - 11	
64511 (>FBFF) 64512 (>FC00)		1535 (>05FF) 1536 (>0600)	ON - CHIP		
	RESERVED	2047 (>07FF)	BLOCK B3	PAGE 12 - 15	
65535 (>FFFF)	ILOCITYED	2048 (>0800) 65535 (>FFFF)	EXTERNAL	PAGE 16 - 511	
B.2 MP/ $\overline{MC} = 0$					
	PROGRAM		DATA		1/0
0 (>0000)	INTERRUPTS AND RESERVED	0 (>0000) 5 (>0005)	ON · CHIP MMRs	0	EXTERNAL
31 (>001F) 32 (>0020)	(ON-CHIP ROM) ON - CHIP ROM	6 (>0006) 95 (>005F)	RESERVED		
243 (>00F3) 244 (>00F4)	INTERNAL RESERVED	96 (>0060)	ON - CHIP		
255 (>00FF)	(ROM)		BLOCK B2	]	
256 (>0100) 4095 (>0FFF)	INTERNAL RESERVED	127 (>007F) 128 (>0080)		)	
4096 (>1000) 63487 (>F7FF)	EXTERNAL	511 (>01FF)	RESERVED	PAGE 1-3	
63488 (>F800) 63999 (>F9FF)	RESERVED	512 (>0200) 1023 (>03FF)	DOES NOT EXIST	PAGE 4 · 7	
64000 (>FA00)	ON - CHIP BLOCK B0	1024 (>0400) 1535 (>05FF)	ON - CHIP BLOCK B1	PAGE 8 - 11	
64511 (>FBFF) 64512 (>FC00)		1536 (>0600)	ON - CHIP BLOCK B3	PAGE 12 - 15	
	RESERVED	2047 (>07FF) 2048 (>0800)	EXTERNAL	) PAGE 16 - 511	
65535 (>FFFF)	L]	65535 (>FFFF)		)	

B. MEMORY MAPS AFTER CONF 1 B. 1 MP/ $\overline{MC}$  = 1





C. MEMORY MAPS AFTER CONF 2



C.2 MP/MC = 0





Figure 1c. Memory maps





#### Figure 1d. Memory maps

#### interrupts and subroutine

The TMS320C26 has three external maskable user interrupts  $\overline{INT} 2 - \overline{INT} 0$ , available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset ( $\overline{RS}$ ) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-words boundaries so that branch instructions can be accommodated in those locations if desired.



A built in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The TMS320C26 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, this maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C26 processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C26 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory mapped registers; the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing signal, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

#### multiprocessing

The flexibility of the TMS320C26 allows configurations to satisfy a wide range of system requirements. The TMS320C26 can be used as follows:

- A standalone processor.
- A multiprocessor with devices in parallel
- A multiprocessor with global memory space.
- A peripheral processor interfaced via processor controlled signals to another device.

For multiprocessing applications, the TMS320C26 has the <u>capability</u> of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory mapped GREG (global memory allocation register) specifies part of the TMS320C26's data memory space. If the current instruction addresses a location within that space, BR is asserted to request control of the data bus. The length of the memory cycle is controlled by the READY line.

The <u>TMS3</u>20C26 <u>supports</u> DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. <u>Another processor can take complete control of the TMS320C26's</u> external memory by asserting HOLD low. This causes the <u>TMS320C26</u> to place its address, data, and control lines in a high impedance state, and assert HOLDA.

#### instruction set

The TMS320C26 microprocessor implements a comprehensive instruction set that supports both numeric intensive signal processing operations as well as general purpose applications, such as multiprocessing and high speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.



#### addressing modes

The TMS320C26 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is embedded in the instruction word (s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the rine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7 respectively.

There are seven types of indirect addressing: auto increment, auto decrement, post indexing by either adding or subtracting the contents of AR0, single indirect addressing with no increment or decrement and bit reversal addressing (used in FFTS) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by an ARP update.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be executed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

#### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I-O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (+) indicates those instructions that are not included in the TMS32010 instruction set. The symbol  $(\pm)$  indicates instructions that are not included in the TMS32020 instruction set. The symbol (#) indicates instructions that are not included in the TMS320C25 instruction set.

SYMBOL	MEANING
В	4 - bit field specifying a bit code
СМ	2 - bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I.	Addressing mode bit
к	Immediate operand field
PA	Port address (PAO through PA 15 are predefined assembler symbols equal
	to 0 through 15 respectively.)
РМ	2 - bit field specifying P register output shift code
R	3 - bit operand field specifying auxiliary register
S	4 - bit left-shift code
x	3 - bit accumulator left-shift field



·		NO.																
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
ABS	Absolute value of accumulator	1	1	1	0	0	1	1		0	0			1			· · ·	
ADD	Add to accumulator with shift	1	0	0	0	0	4		-s—	-	ţ	-			D			
ADDC <sup>‡</sup>	Add to accumulator with carry	1 1	0	1	0	0	0	0	1	1	Т	4			~D			
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	1	-			~D			
ADDK 1	Add to accumulator short immediate	1	1	1	0	0	1	1		0	-	_			к			
ADDS	Add to low accumulator with sign	1	0	1	0	0	1	0		1	T	-			~D			-
	extension suppressed								-									
ADDT 1	Add to accumulator with shift specified by	1	0	1	0	0	1	0	1	0	L				D			
	T register		_		-	-		-		-					•••			
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1	1	0	1	4		s—	-	0	0	0	0	0	0	1	C
AND	AND with accumulator	1	0	1		0	1				ĩ	-			D			
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1	1	õ	1			.s					0		1	0	Ċ
CMPL <sup>†</sup>	Complement accumulator		1	1	0	0	1	1	ĩ									
LAC	Load accumulator with shift	1	0	, O	1	0	-		.s		1	-			-D			-
LACK	Load accumulator immediate short	1	1	1	0	0	1		1						к—			
LACT	Load accumulator with shift specified by T register	1	0	1	ő	0	o		1		+				-D			
LALK	Load accumulator long immediate with shift	2	1	1	õ	1	4							0	-	0	0	1
NEG <sup>†</sup>	Negate accumulator	1	1	1	0	0	1		1									
NORM	Normalize contents of accumulator	1	1	1	õ	õ	1		1		1				~D			
OR	OR with accumulator	1	0	1	0	0	1	1		1	i				~D			
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1	1	o	1					0	0	n	0	-	1	0	-
ROL	Rotate accumulator left	1	1	1	0	, 0	1	1	0					1	0			
BOBI	Rotate accumulator right	1		1	õ	0	1		1						-		-	
SACH	Store high accumulator with shift	1	0	1	1	ö	1		⊢x-		1,				~D			
SACL	Store low accumulator with shift	1	0	1	1	0	0		. ∧ ⊢¥-		1				D-			
SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	1	1	o	1	-	_	.s_					0	-	0	1	,
SFL <sup>†</sup>	Shift accumulator left	1		1	0	0	1		1								0	
SFR <sup>†</sup>	Shift accumulator right		1	1	0	0	1	1								0	-	-
SUB	Subtract from accumulator with shift		0	0	0	1				-	ī	-			י ~D·			_
SUBB‡	Subtract from accumulator with borrow	1	0	1	0	0	1	1	1	1	ì				D			
SUBC	Conditional subtract	1	0	1	0	0	0	1	1	1	1				~D			
SUBH	Subtract from high accumulator	1	0	1	0	0	0	1	0	0	ì	4			D-			-
SUBK :	Subtract from accumulator short immediate	1	1	1	0	0	1	1	0	1		_			ر. 			
SUBS	Subtract from low accumulator with sign	1	0	1	-	-	0	1	v	ì	1			-	~D			-
	extension suppressed			•	Ŭ	v	v	'	0			-			0			-
SUBT 1	Subtract from accumulator with shift specified by	1	0	1	0	0	0	1	1	0	1				<b>~</b> D			
	T register	'		·	5	5	0	'		J	'	-			0			
XOR	Exclusive-OR with accumulator	1	0	1	0	0	1	,	0	0	i.				~0			
XORK	Exclusive OR immediate with accumulator with shift	2	1	1		1			-S		0			0	U	1	1	r
ZAC	Zero accumulator	1	1	1		0	1		1									
ZALH	Zero low accumulator and load high accumulator		0	1	0	0	0	0		0	1	-	0	0	-n-			
ZALR‡	Zero low accumulator and load high accumulator	1	0	1	1	1	1			1	1	-			~D·			, ,
	with rounding	'	0	,	'		'	0	'	'	'	-			.0			
ZALS	Zero accumulator and load low accumulator with	1	0	1	0	0	0	0	0	1		_			D-			
2400	sign extension suppressed	) '	U	'	U	U	U	U	0	I	1	4						-

#### TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY

<sup>1</sup>These instructions are not included in the TMS32010 instruction set. <sup>1</sup>These instructions are not included in the TMS32020 instruction set.



	AUXILIARY REGISTERS AND DATA	PAGE POI	NTER INSTRUCTIONS
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0 1 1 1 1 1 0K
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1	1 1 0 0 1 1 1 0 0 1 0 1 0 0 <b>&lt;</b> CM
LAR	Load auxiliary register	1	0 0 1 1 0 <b>-R-&gt;</b> I <b>---D----&gt;</b>
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <b>•</b> R • <b>•</b> · · · · · · · · · · · · · · · · · · ·
LARP	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>• R •</del>
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I 🖛 D D
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0DP
LRLK	Load auxiliary register long immediate	2	1 1 0 1 0 <b>←</b> R→ 0 0 0 0 0 0 0 0
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 +D
SAR	Store auxiliary register	1	0 1 1 1 0 <b>←</b> R→ I <b>←</b> →→
SBRK‡	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 1 <b></b> K
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS
	DECODIDITION	NO.	INSTRUCTION BIT CODE
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 1 - D
LT	Load T register	1	001111001 <b>—</b> ———————————————————————————————————
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 I <b>4</b>
LTD	Load T register, accumulate previous product, and move data	1	0 0 1 1 1 1 1 1 I · · · · · · D
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0   <b>4</b> D
LTST	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 1 <b></b> D
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 1 •
MACD	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 1 <b>—</b> ——————————————————————————————————
MPY	Multiply (with T register, store product in P register)	1	001110001 <b>—</b> ———————————————————————————————————
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 I <b>—</b> — — — — — — — — — — — — — — — — — —
MPYK	Multiply immediate	1	1 0 1 <b>4</b>
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 1 <b>4</b> D
MPYU <sup>‡</sup>	Multiply unsigned	1	
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 1 0 1 0 0
SPAC	Subtract P register from accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0
SPH <sup>‡</sup>	Store high P register	1	0 1 1 1 1 1 0 1 1 <del>&lt;</del> P
SPL <sup>‡</sup>	Store low P register	1	0 1 1 1 1 0 0
SPM <sup>†</sup>	Set P register output shift mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <pm></pm>
SORAT	Souare and accumulate	1	
SORST		1	
JUNS'	Square and subtract previous product		0 1 0 1 1 0 1 0 I 🖛 D

#### TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE						
		WORDS	151413121110 9 8 7 6 5 4 3 2 1 0						
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>4</b> D►						
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1						
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>◄</b> D <b>─</b>						
BBNZ <sup>†</sup>	Branch if TC bit ≠ 0	2	1 1 1 1 1 0 0 1 1 <b>←</b> ───Ď─── <b>─</b>						
BBZ †	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b></b> D						
BC <sup>‡</sup>	Branch on carry	2	0 1 0 1 1 1 1 0 1 🖛 D						
BGEZ	Branch if accumulator ≥ 0	2	1 1 1 1 0 1 0 0 1 <b></b> D						
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 🖛 D						
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 🖛 D						
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 🖛 D						
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b></b> D						
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b> D						
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>4</b>						
BNZ	Branch if accumulator $\neq 0$	2	1 1 1 1 0 1 0 1 1 <b></b> D						
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <b></b> D						
BZ	Branch if accumulator = $0$	2	1 1 1 1 0 1 1 0 1 <b>4</b> D						
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 0						
CALL	Call subroutine	2	1 1 1 1 1 1 0 1 <b>◄</b> D						
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0						
			• <u></u>						
		NO.							
MNEMONIC	DESCRIPTION	WORDS							
		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
BLKD	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1   <b>4</b> D <b>D-</b>						
BLKP <sup>†</sup>	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b>◄</b> D►						
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 I 🖛 D						
FORT <sup>†</sup>	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 F						
IN	Input data from port	1	1 0 0 0 ← PA→ i ←D						
OUT	Output data to port	1	1 1 1 0 <b>←</b> PA→→ I <b>←</b> →→						
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0						
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0						
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0						
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1						
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1						
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1						
	Table read	1	0 1 0 1 1 0 0 0 I <b></b> D						
TBLR	l able leau								

#### TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup> These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



	CONTROL INST	RUCTIONS					_											
MNEMONIC		DESCRIPTION			INSTRUC				CTIC	TION BIT CODE								
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
BIT	Test bit	1	1	0	0	1	+	-6	3—	•	1	-			-D-			٠
BITT <sup>†</sup>	Test bit specified by T register	1	0	1	0	1	0	1	1	1	Т	4			-D-			٠
CONF0#	Configure all blocks as Data	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	0	0
CONF1#	Configure block B0 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	0	1
CONF2#	Configure blocks B0 and B1 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	1	0
CONF3#	Configure blocks B0, B1 and B3 as program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	1	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE <sup>†</sup>	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register STO	Į 1	0	1	0	1	0	0	0	0	t	4			-D			*
LST1 <sup>†</sup>	Load status register ST1	1	0	1	0	1	0	0	0	1	Т	-			-D-			*
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD <sup>†</sup>	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	t	-			-D-			٠
PSHD <sup>†</sup>	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	T	-		_	-D-			*
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC‡	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM <sup>‡</sup>	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	1	-		_	-D			+
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1				Þ	<			٠
RSXM <sup>†</sup>	Reset sign-extension mode	1 1	1	1	0	0	1	1	1	0	c	0	0	0	0	1	1	0
RTC <sup>‡</sup>	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
SC‡	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM‡	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	о	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register STO	1	0	1	1	1	1	0	0	0	Т	-			-D-			٠
SST1 <sup>†</sup>	Store status register ST1	1	0	1	1	1	1	0	0	1	T	-			-D-			٠
SSXM <sup>†</sup>	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	о	0	0	0	1	1	1
STC <sup>‡</sup>	Set test/control flag	1	1	1	0	0	1	1	1	0	0	о	1	1	0	0	1	1
TRAP	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

#### TABLE 2. TMS320C26 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

# These instructions replace CNFD and CNFP in the TMS320C25 instruction set.

#### development systems and software support

TEXAS INSTRUMENTS offers concentrated development support and complete documentation for designing a TMS320C26 based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS320C26 C Compiler, Macro Assembler Linker, Simulator, and Emulator (XDS). The C Compiler is used to work with C language and generates assembly source that can be linked with other assembly source files. The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS320C26 Simulator and Emulator provides a quick means for initially debugging TMS320C26 software while the emulator provides the real time in circuit emulation necessary to perform system level debug efficiently.



Table 3 gives a complete list of TMS320C26 software and hardware developments tools

	MACRO ASSEMBLERS/LINKE	1
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242250-08
IBM PC	MS/PC-DOS	TMDS3242850-02
VAX	ULTRIX	TMDS3242260-08
SUN 3	UNIX	TMDS3242550-08
C COM	PILER & MACRO ASSEMBLER	LINKER
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242255-08
IBM PC	MS/PC-DOS	TMDS3242855-02
VAX	ULTRIX	TMDS3242265-08
SUN 3	UNIX	TMDS3242555-08
	SIMULATOR	
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242251-08
IBM PC	MS/PC-DOS	TMDS3242851-02
	EMULATOR	
MODEL	POWER SUPPLY	PART NUMBER
XDS/22	INCLUDED	TMDS3262292
SOFT	VARE DEVELOPMENT SYSTEM	ON PC
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
IBM PC	MS/PC-DOS	TMDX3268828
IBM PC	MS/PC DOS	TMDX3268821*

#### TABLE 3. TMS320C26 SOFTWARE AND HARDWARE SUPPORT

\* Includes Assembler/Linker



Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage levei, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication ''Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies'' available from Texas Instruments.

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	-0.3 V to 7 V
Input voltage range	-0.3 V to 7 V
Output voltage range	-0.3 V to 7 V
Continuous power dissipation	1. <del>.</del> 5 W
Operating free-air temperature range	.0°C to 70°C
Storage temperature range	5°C to 150°C

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to VSS.

#### recommended operating conditions

			MIN	NOM MAX	UNIT
Vcc	Supply voltage		4.75	5 5.25	V
Vss	Supply voltage			0	V
		All inputs except CLKIN/CLKX/CLKR / INT (0 - 2)	2.35	V <sub>CC</sub> +0.3	V
∨ін	High-level input voltage	igh-level input voltage		V <sub>CC</sub> + 0.3	V
	,	CLKIN/CLKX/CLKR	3.5	V <sub>CC</sub> + 0.3	V
		All inputs except CLKIN	-0.3	0.8	V
۷IL	Low-level input voltage	CLKIN	- 0.3	0.8	V
юн	High-level output current			300	μA
OL	Low-level output current			2	mA
TA	Operating free-air temperation	ature	0	70	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	7YP <sup>†</sup>	MAX	UNIT
۷он	High-level output	ut voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3		V
VOL	Low-level output	it voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
IZ	Three-state curr	rent	V <sub>CC</sub> = MAX	- 20		20	μA
ų	Input current		$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
		Normal			110	220	
ICC	Supply current	Idle/HOLD	$T_A = 0^{\circ}C, V_{CC} = MAX, f_X = MAX$		70	100	mA
CI	Input capacitan	ce			15		pF
CO	Output capacita	ance			15		pF

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .



#### CLOCK CHARACTERISTICS AND TIMING

The TMS320C26 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР МАХ	UNIT
fx	Input clock frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	6.7	40.96	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	0*	5,120	kHz
C1, C	22	$T_A = 0^{\circ}C$ to $70^{\circ}C$		10	pF

\* The serial port is tested at a minimum frequency of 1.25MHz. However, the serial port is fully static and will properly function down to f<sub>SX</sub> = 0Hz




FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics over	recommended	operating	conditions	(see	Note	3)

	PARAMETER	MIN	TYP	MAX	UNIT
tc(C)	CLKOUT1/CLKOUT2 cycle time	97.7		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
tf(C)	CLKOUT1/CLKOUT2/STRB fall time			5	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20 - 8	2Q	2Q + 8	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	20 - 8	20	2Q + 8	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 5	Q	Q + 5	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .




#### timing requirements over recommended operating conditions (see Note 3)

		MIN NOM MAX	UNIT
tc(CI)	CLKIN cycle time	24.4 150	ns
tf(CI)	CLKIN fall time	5	* ns
tr(CI)	CLKIN rise time	5	• ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20 20	ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (see Note 4)	20 20	ns
t <sub>su(S)</sub>	SYNC setup time before CKLIN low	5 Q-8	ns
th(S)	SYNC hold time from CLKIN low	8	ns

\*Value not tested

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

4. CLKIN duty cycle  $|t_r(CI)| + t_w(CIH)|/t_c(CI)$  must be within 40-60%.



	fcrystal (MHz)	L (μH)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8
TMS320C26	40.96	1.8

#### FIGURE 3. EXTERNAL CLOCK OPTION

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320C26, TMS320E25, and TMS320C25-50. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRAO14A) for details on circuit operation.





FIGURE 4. TEST LOAD CIRCUIT



#### FIGURE 5. VOLTAGE REFERENCE LEVELS



#### MEMORY AND PERIPHERAL INTERFACE TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
td(C1 S)	STRB from CLKOUT1 lif STRB is present!	Q - 6	Q	Q • 6	ns
td(C2 S)	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q-12			ns
th(A)	Address hold time after STRB high (see Note 5)	Q - 8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	2Q – 5		2Q + 5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	2Q 5		2Q + 5	ns
t <sub>su(D)W</sub>	Data write setup time before STRB high (no wait states)	20-20			ns
th(D)W	Data write hold time from STRB high	Q-10	Q		ns
t <sub>en</sub> (D)	Data bus starts being driven after STRB low (write cycle)	0.			ns
t <sub>dis</sub> (D)	Data bus three state after STRB high (write cycle)		Q	Q + 15*	ns
td(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

\*Value derived from characterization data and not tested

NOTES 3 Q 14tc(C)

5 A15 A0, PS DS, IS, R W, and BR timings are all included in timings referenced as "address "

6. Delays between CLKOUT1 CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 5 and 7)		3Q - 35	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	23		ns
th(D)R	Data read hold time from STRB high	0		ns
td(SL-R)	READY valid after STRB low (no wait states)	-	Q ~ 20	ns
td(C2H-R)	READY valid after CLKOUT2 high		Q - 20	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q + 3		ns
th(C2H-R)	READY hold after CLKOUT2 high	Q + 3		ns
td(M-R)	READY valid after MSC valid		20 - 25	ns
th(M-R)	READY hold time after MSC valid	0		ns

NOTES: 3.  $O = 1/4t_{C(C)}$ . 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings reterenced as "address."

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} = t_{su(D)R}$ 

#### RS, INT, BIO, and XF TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	түр	MAX	UNIT
td(RS)	CLKOUT1 low to reset state entered			22*	ns
td(IACK)	CLKOUT1 to IACK valid	-6	0	12	ns
td(XF)	XF valid before falling edge of STRB	Q - 15			ns

\*Value derived from characterization data and not tested

NOTES: 3. Q =  $1/4t_{c(C)}$ 

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.



#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	32			ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
t <sub>f(IN)</sub>	INT/BIO fall time			8*	ns
tw(IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>			ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

\*Value not tested

NOTES: 3. Q =  $1/4t_{c(C)}$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

#### HOLD TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1L-AL) HOLDA low after CLKOUT1 low	0		10	ns
tdis(AL-A) HOLDA low to address three-state		0*		ns
tdis(C1L-A) Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			20*	ns
td(HH-AH) HOLD high to HOLDA high			25	ns
ten(A-C1L) Address driven before CLKOUT1 low (HOLD mode, see Note 9)			8*	ns

\*Value derived from characterization data and not tested

NOTES: 3.  $Q = 1.4t_{C(C)}$ 

9. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	ΜΑΧ	UNIT
td(C2H-H) HOLD valid after CLKOUT2 high			Q – 24	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ 

#### SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER			MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			75	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			40	ns
td(CH-FS)	FSX valid after CLKX rising edge (TXM = 1)			40	ns

NOTES: 3.  $Q = 1/4t_{c(C)}$ .

10. The last occurrence of FSX falling and CLKX rising.

#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time**	200			ńs
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25*	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25*	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			ns
th(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	10			ns
th(DR)	DR hold time after CLKR falling edge	20			ns

\*Value not tested \*\*The serial port is tested at a minimum frequency of 1.25MHz. However, the serial port is fully static and will properly function down to  $f_{SX} = 0Hz$ 

NOTES: 3.  $Q = 1/4t_{C(C)}$ .


11. The duty cycle of the serial port clock must be within 40-60%.




#### TIMING DIAGRAMS

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


#### clock timing




memory read timing








one wait-state memory access timing







reset timing




<sup>†</sup>Control signals are  $\overline{\text{DS}}$ ,  $\overline{\text{IS}}$ , R/W, and XF. <sup>‡</sup>Serial port controls are DX and FSX.

#### interrupt timing






external flag timing






HOLD timing (part A)



Note: HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise a delay of one CLKOUT2 cycle will occur.







Note: HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise a delay of one CLKOUT2 cycle will occur.



serial port receive timing




serial port transmit timing





#### MECHANICAL DATA



68-pin plastic leaded chip carrier package

NOTES. A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by this dimension. B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.



# Appendix C

This appendix contains data sheet information on the TMS320C25-33 digital signal processor.

# **Manual Update Sheet**

#### Document Title: <u>Second-Generation TMS320 User's Guide</u> <u>TMS320 Second-Generation Digital Signal Processors Data Sheet</u>

#### Document Numbers: SPRU014A, SPRS010A

#### New Revision: B

This document updates the *Second-Generation TMS320 User's Guide*, document number SPRU014A, and the *TMS320 Second-Generation Digital Signal Processors Data Sheet*, document number SPRS010A. The revisions herein reflect the addition of the TMS320C25-33 to the TMS320 family of digital signal processors.

Because the changes occur in two documents, refer to the code next to the page number for the correct document. UG is the code for the user's guide, and DS is the code for the data sheet.

#### PAGE

#### CHANGE OR ADD

A-26 (UG) Revise table "electrical characteristics over specified free-air temperature range" to include the 26 (DS) TMS320C25-33 parameters.

#### electrical characteristics over specified free-air temperature range

	PARAMETER		TEST CONDITIONS		TMS320C25 TMS320E25			TMS320C25-33		
				MIN	ТҮР	MAX	MIN	ТҮР	MAX	
VOH High-level output voltage		V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4			2.4			V	
VOL	Low-level output vo	oltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX			0.6			0.6	V
١z	Three-state current	t	V <sub>CC</sub> = MAX	-20		20	-20		20	μΑ
4	Input current		VI = VSS to VCC	-10		10	-10		10	μΑ
	Supply current	Normal	T <sub>A</sub> = 0°C		110	185		95	185	
		Idle/HOLD	V <sub>CC</sub> = MAX f <sub>x</sub> = MAX		50	100		40	100	mA
CI	Input capacitance				15			15		pf
Co	Output capacitance	9			15			15		pf

All values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

A–27 (UG) Revise table under "internal clock option" to include values  $f_x$  and  $f_{sx}$  for the TMS320C25-33. 27 (DS)

PARAMETER	TEST CONDITIONS		AS320C25 AS320E25	TMS320C25-33			דואט
		MIN	TYP MAX	MIN	TYP	MAX	0
f <sub>X</sub> Input clock frequency		6.7	40.96	6.7		33.0	MHz
f <sub>SX</sub> Serial port frequency	T <sub>A</sub> = 0°C to 70°C	ot	5,120	0†		4,125	kHz
C1, C2			10		10		pf

<sup>†</sup> The serial port is tested at a minimum frequency of 1.25 MHz. However, the serial port is fully static and will properly function down to f<sub>SX</sub> = 0 Hz.

#### PAGE

#### CHANGE OR ADD

A-27 (UG) Revise table "switching characteristics over recommended operating conditions (see Note 3)" to add the TMS320C25-33 t<sub>c(C)</sub> values. 26 (DS)

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER		TMS320C25 TMS320E25				TMS320C25-33			
			ТҮР	MAX	MIN	TYP	MAX	UNIT		
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	97.7		597	121.2		597	ns		
tc(CIH-C	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	5		30	ns		
tf(C)	CLKOUT1/CLKOUT2/STRB fall time			5			5	ns		
trC)	CLKOUT1/CLKOUT2/STRB rise time			5			5	ns		
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q-8	2Q	2Q+8	2Q8	2Q	2Q+8	ns		
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q-8	2Q	2Q+8	2Q-8	2Q	2Q+8	ns		
td(C1-C2	2) CLKOUT1 high to CLKOUT2 low; CLKOUT2 high to CLKOUT1 high; etc.	Q-5	Q	Q+5	Q-5	Q	Q+5	ns		

NOTE 3: Q = 1/4 t<sub>c(C)</sub>.

A-28 (UG) Revise table "timing requirements over recommended operating conditions (seeNote 3)" to add TMS320C25-33 t<sub>c(CI)</sub> values. 28 (DS)

#### timing requirements over recommended operating conditions (seeNote 3)

	PARAMETER		TMS320C25 TMS320E25			TMS320C25-33		
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	
tc(CI)	CLKIN cycle time	24.4		150	30.3		150	ns
tf(CI)	CLKIN fall time			5‡			5‡	ns
tr(CI)	CLKIN rise time			5‡			5‡	ns
<sup>t</sup> w(CIL)	CLKIN low pulse duration, t <sub>C(CI)</sub> = 50 ns (see Note 4)	20			20			ns
<sup>t</sup> w(CIH)	CLKIN high pulse duration, t <sub>C(CI)</sub> = 50 ns (see Note 4)	20			20			ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	5		Q-5	5		Q5	ns
t <sub>h(S)</sub>	SYNC hold time from CLKIN low	8			8			ns

‡ Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4  $t_{C(C)}$ . 4. CLKIN duty cycle [ $t_{r(CI)} + t_{w(CIH)}$ ]/ $t_{C(CI)}$  must be within 40–60%.

A-28, A-35 (UG) Add TMS320C25-33 parameters to table of Figure 3, "EXTERNAL CLOCK OPTION." 28, 35 (DS)

	fcrystal, MHz	L, μH
TMS320C25	40.46	1.8
TMS320E25	40.96	1.8
TMS320C25-33	33.0	2.6
TMS320C25-50	51.20	1.0

A-28 (UG) Revise first sentence in paragraph following table of Figure 3 to include the TMS320C25-33 28 (DS) as follows:

> "Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, TMS320C25-33, and TMS320C25-50."

#### PAGE

#### CHANGE OR ADD

A-31 (UG) Revise table "timing requirements over recommended operating conditions (see Note 3)" to 31 (DS) include the TMS320C25-33 parameters.

timing reqirements over recommended operating conditions (see Note 3)

	PARAMETER	TMS320C25 TMS320E25			TMS320C25-33			UNIT
		MIN	түр	MAX	MIN	түр	MAX	
tc(SCK)	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup>	200			242			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25‡			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25‡			25‡	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			97			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			97			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18			18			ns
tn(FS)	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			20			ns
t <sub>su(DR)</sub>	DR setup time before CLKR falling edge	10			10			ns
th(DR)	DR hold time after CLKR falling edge	20			20			ns

<sup>†</sup> The serial port is tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to f<sub>SX</sub> = 0 Hz.

\* Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4 t_{C(C)}$ . 11. CLKIN duty cycle [ $t_{r(CI)} + t_{w(CIH)}$ ]/ $t_{C(CI)}$  must be within 40–60%.

C-6

# Appendix D


# SMJ320C2x Digital Signal Processors

This appendix contains data sheet information on the SMJ320C2x digital signal processors family.


#### SMJ320C25, SMJ320C25-50 **DIGITAL SIGNAL PROCESSORS**

AUGUST 1988 - REVISED APRIL 1990

- 100-ns or 80-ns Instruction Cycle Times
- 544 Words of Programmable On-Chip Data RAM
- 4K Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- ۵ 16 Input and 16 Output Channels
- Ø 16-Bit Parallel Interface
- **Directly Accessible External Data Memory** Space
- Global Data Memory Interface
- **16-Bit Instruction and Data Words**
- O 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- O to 16-Bit Scaling Shifter
- **Bit Manipulation and Logical Instructions** 0
- Instruction Set Support for Floating-Point 0 **Operations, Adaptive Filtering, and Extended-Precision Arithmetic**
- Block Moves for Data/Program Management
- **Repeat Instructions for Efficient Use of** 0 **Program Space**
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow **Off-Chip Memories/Peripherals**
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signaling **External Devices**
- I.6-μm CMOS Technology
- Single 5-V Supply 0
- On-Chip Clock Generator
  - Packaging: -68-Pin Leaded Ceramic Chip Carrier (FJ Suffix)
    - -68-Pin Ceramic Grid Array (GB Suffix)
    - -68-Pad Leadless Ceramic Chip Carrier (FD Suffix)
- Military Temperature . . . 55 °C to 125 °C



68-PIN FJ AND FD PACKAGES<sup>†</sup>



<sup>†</sup>See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.

ţið

**IEXAS** 

INSTRUMENTS

Copyright © 1990, Texas Instruments Incorporated

#### SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

#### description

This data sheet provides thorough design documentation for the SMJ320C25 and the SMJ320C25-50 Digital Signal Processor devices in the SMJ320 family of VLSI digital signal processors and peripherals. The SMJ320 family supports a wide range of digital signal processing applications such as tactical communications, guidance, military modems, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

Differences between the SMJ320C25 and the SMJ320C25-50 are specifically identified, as in the following paragraph and in the parameter tables on pages 16 through 20 of this data sheet. When not specifically differentiated, the term SMJ320C25 is used to describe both devices.

The SMJ320C25 has a 100-ns instruction cycle time. The SMJ320C25-50 has an 80-ns instruction cycle time. With these fast instruction cycle times and their innovative memory configuration, these devices perform operations necessary for many realtime digital signal processing algorithms. Since most instructions require only one cycle, the SMJ320C25 is capable of executing ten million instructions per second. Onchip data RAM of 544 16-bit words, on-chip program ROM of 4K words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
A0	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	<u>เร</u>	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	VSS	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/₩	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	DO	F1/18	D12	A4/5	<b>INT</b> 0	G1/20	Vcc	A10/61		
A11	L8/39	D1	E2/17	D13	B5/4	INT1	G2/21	Vcc	B10/62		

#### PGA/CLCC/LCCC PIN ASSIGNMENTS



### SMJ320C25, SMJ320C25-50 Digital Signal Processors

SIGNALS	1/0/z†	DEFINITION
Vcc	I	5-V supply pins
VSS		Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	0/Z	Read/write signal
STRB	0/Z	Strobe signal
RS		Reset input
INT2-INTO	1	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY		Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the SMJ320C25 requires access to an external global data memory
		space.
XF	0	External flag output (latched software-programmable signal)
HOLD	1	Hold input. When asserted, SMJ320C25 goes into an idle mode and places the data, address, and
		control lines in the high impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR		Serial data receive input
CLKR	1	Clock for receive input for serial port
FSR	i	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	1	Clock for transmit output for serial port
FSX	1/0/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

#### PIN NOMENCLATURE


 $^{\dagger}\text{I/O/Z}$  denotes input/output/high-impedance state.

.



#### SMJ320C25, SMJ320C25-50 Digital Signal Processors

#### functional block diagram



i,

ACCH	I = Accumulator high	IFR	= Interrupt flag register	PC	= Program counter
ACCL	= Accumulator low	IMR	= Interrupt mask register	PFC	= Prefetch counter
ALU	= Arithmetic logic unit	18	<ul> <li>Instruction register</li> </ul>	RPTC	<ul> <li>Repeat instruction counter</li> </ul>
ARAU	Auxiliary register arithmetic unit	MCS	= Microcall stack	GREG	= Global memory allocation register
ARB	= Auxiliary register pointer buffer	QIR	= Queue instruction register	RSR	= Serial port receive shift register
ARP	= Auxiliary register pointer	PR	= Product register	XSR	= Serial port transmit shift register
DP	= Data memory page pointer	PRD	= Period register for timer	ARO-AR7	= Auxiliary registers
DRR	Serial port data receive register	TIM	= Timer	STO,ST1	= Status registers
DXR	= Serial port data transmit register	TR	= Temporary register	С	<ul> <li>Carry bit</li> </ul>

TEXAS INSTRUMENTS

#### architecture

The SMJ320C25 architecture is based upon that of the SMJ32020, the second member of the SMJ320 family. The SMJ320C25 increases performance of DSP algorithms through innovative additions to the SMJ320 architecture. SMJ32020 source code is upward-compatible with SMJ320C25 source code and can be assembled using the TMS320C25 Macro Assembler. SMJ32020 object code will run directly on the SMJ320C25.

Increased throughput on the SMJ320C25 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the SMJ320C25 emphasizes overall speed, communication, and flexibility in processor contiguration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ320C25 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The SMJ320C25 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- · Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaling shifter

The SMJ320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.



#### 16 × 16-bit parallel multiplier

The SMJ320C25 has a  $16 \times 16$ -bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the SMJ320C25 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The SMJ320C25 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

#### memory control

The SMJ320C25 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the SMJ320C25 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.


When using on-chip program RAM, ROM, or high-speed external program memory, the SMJ320C25 runs at full speed without wait states. However, the READY line can be used to interface the SMJ320C25 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The SMJ320C25 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The SMJ320C25 has six registers which are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



#### SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS



(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS



#### SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

#### interrupts and subroutines

The SMJ320C25 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The SMJ320C25 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transitions are made with slower devices, the SMJ320C25 processor waits until the other device completes its function and signals the processor via the READY line. Then, the SMJ320C25 continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, any may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

#### multiprocessing

The flexibility of the SMJ320C25 allows configurations to satisfy a wide range of system requirements. The SMJ320C25 can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- · A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the SMJ320C25 has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the SMJ320C25's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The SMJ320C25 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ320C25's external memory by asserting HOLD low. This causes the SMJ320C25 to place its address, data, and control lines in a high-impedance state, and assert HOLDA. Program execution from on-chip memory may proceed concurrently while the device is in the hold mode.

#### instruction set

The SMJ320C25 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The SMJ32020 source code is upward-compatible with SMJ320C25 source code. SMJ32020 object code runs directly on the SMJ320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The SMJ320C25 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement and bit-reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

#### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the SMJ32010 instruction set. The symbol (<sup>‡</sup>) indicates instructions that are not included in the SMJ32020 instruction set.



### SMJ320C25, SMJ320C25-50 Digital Signal Processors

SYMBOL	MEANING				
В	4-bit field specifying a bit code				
СМ	2-bit field specifying compare mode				
D	Data memory address field				
FO	Format status bit				
I	Addressing mode bit				
к	Immediate operand field				
ΡΑ	Port address (PA0 through PA15 are predefined assembler symbols equal to 0 through 15, respectively).				
PM	2-bit field specifying P register output shift code				
R	3-bit operand field specifying auxiliary register				
S	4-bit left-shift code				
х	3-bit accumulator left-shift field				

#### TABLE 1. INSTRUCTION SYMBOLS



MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE
WINEWONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1
ADD	Add to accumulator with shift	1	0 0 0 0 <b>← S→→</b> I <b>← → D→→→</b>
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 i 🖛 Di
ADDH	Add to high accumulator	1	01001000I 🖛 D
ADDK ‡	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 🖛 KK
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I 🖛 D
	extension suppressed		
ADDT <sup>†</sup>	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 I 🖛 D
	T register		
ADLK†	Add to accumulator long immediate with shift	2	1 1 0 1 <b>← S → 0 0 0 0 0 0 1</b>
AND	AND with accumulator	. 1	0 1 0 0 1 1 1 0 I 🖛 D
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1 1 0 1 <del>4 _</del> S → 0 0 0 0 0 1 0
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1
LAC	Load accumulator with shift	1	0 0 1 0 <b>◄</b> S► I <b>◄</b> DI
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <del>4 K K K K K K K K K K K K K K K K K K </del>
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I 🖛 D
LALK <sup>†</sup>	Load accumulator long immediate with shift	2	1 1 0 1 <b>← -</b> S> 0 0 0 0 0 0 0
NEG <sup>†</sup>	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1
NORM <sup>†</sup>	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 <b>◄D-</b>
OR	OR with accumulator	1	0 1 0 0 1 1 0 1 I <b>4</b> D
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 1 0
ROL <sup>‡</sup>	Rotate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0
ROR <sup>‡</sup>	Rotate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0
SACH	Store high accumulator with shift	1	0 1 1 0 1 <b>←</b> X-►   <b>←</b> D
SACL	Store low accumulator with shift	1	0 1 1 0 0 <b>←</b> X→ I <b>←</b> D
SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	1 1 0 1 <b>←</b> S <b>→→</b> 0 0 0 0 0 0 1
SFL <sup>†</sup>	Shift accumulator left	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0
SFR <sup>†</sup>	Shift accumulator right	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0
SUB	Subtract from accumulator with shift	1	0 0 0 1 <b>◄</b> S► I <b>◄</b> D
SUBB <sup>‡</sup>	Subtract from accumulator with borrow	1	0 1 0 0 1 1 1 1 1 <b>4</b> D
SUBC	Conditional subtract	1	0 1 0 0 0 1 1 1 I 🖛D
SUBH	Subtract from high accumulator	1	0 1 0 0 0 1 0 0 I 🖛 D
SUBK‡	Subtract from accumulator short immediate	1	1 1 0 0 1 1 0 1 <b>◄K</b>
SUBS	Subtract from low accumulator with sign	1	0 1 0 0 0 1 0 1 l <b></b> D
	extension suppressed		
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by	1	0 1 0 0 0 1 1 0 I 🖛 D
	T register		
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 I <b></b> D
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 <b>◄</b> S → 0 0 0 0 0 1 1 0
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0
ZALH	Zero low accumulator and load high accumulator	1	
ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator	1	0 1 1 1 1 0 1 1 1 = 0
	with rounding		
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 1 <del>- D</del>
-110	sign extension suppressed	1	

### TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set. <sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.

		NO.	INSTRUCTION BIT CODE						
MNEMONIC	DESCRIPTION	WORDS							
ADDK		1	151413121110 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 1 0 ◀───K───K						
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	-							
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1	1 1 0 0 1 1 1 0 0 1 0 1 0 <b>&lt;</b> CM						
LAR	Load auxiliary register	1	0 0 1 1 0 <b>←</b> R→ I <b>←</b> D						
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <b>←</b> R→ <b>←</b> −−−−K−−−−→						
LARP	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>-</del> R->						
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I 🖛 D D D						
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 <b></b> DP						
LRLK	Load auxiliary register long immediate	2	1 1 0 1 0 <b>←</b> R→ 0 0 0 0 0 0 0 0						
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I 🖛 D>						
SAR	Store auxiliary register	1	0 1 1 1 0 <b>←</b> R→ I <b>←</b>						
SBRK <sup>‡</sup>	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 1 <del>&lt; −−−−−−−−−</del> K−−−− <b>−</b> ►						
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS						
	DESCRIPTION	NO.	INSTRUCTION BIT CODE						
MNEMONIC		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
APAC	Add P register to accumulator	1							
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 1 <b></b> D>						
LT	Load T register	1	0 0 1 1 1 1 0 0 I <b></b> D>						
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 i <b></b> D>						
LTD	Load T register, accumulate previous product,	1 1	0 0 1 1 1 1 1 1 4 D						
210	and move data								
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I <b>◄</b> D►						
LTS <sup>†</sup>	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 1 <b></b> D						
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 1 <b></b> D						
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 1 <b></b> D>						
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 I <b></b> D>						
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 1 <b></b> D						
MPYK	Multiply immediate	1	1 0 1 <b>←</b> K						
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 1 <b></b> D						
MPYU <sup>‡</sup>	Multiply unsigned		1 1 0 0 1 1 1 1 1 <b></b> D						
PAC	Load accumulator with P register		1 1 0 0 1 1 1 0 0 0 1 0 1 0 0						
SPAC	Subtract P register from accumulator		1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0						
SPAC SPH <sup>‡</sup>	Store high P register		0 1 1 1 1 1 0 1 1 <b></b> D						
SPH*	Store low P register	1							
SPL*		1							
SHIVI	Set P register output shift mode	1 1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <b>⊲</b> PM						
SQRA <sup>†</sup>	Square and accumulate	1 1	0 0 1 1 1 0 0 1 I 🖛 D D						

#### TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set. <sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.



`

MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE							
	BESSIN HON	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>↓</b>							
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1							
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>∢</b> D►							
BBNZ <sup>†</sup>	Branch if TC bit $\neq$ 0	2	1 1 1 1 1 0 0 1 1 <b>←──</b> D── <b>→</b>							
BBZ †	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b>◄</b> D <b></b> >							
BC‡	Branch on carry	2	0 1 0 1 1 1 1 0 1 <b>◄</b> D►							
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 <b>←−−−</b> D−−−− <b>−</b>							
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←−−−</b> D−−−− <b>−</b>							
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 <b></b> D							
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 🖛 D							
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b>←</b> D							
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b> D							
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>◄</b> D►							
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 <b>◄</b> D <b>-</b>							
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 🖛 D							
BZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 <b>←</b> D							
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0							
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>←−−−</b> ₽							
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0							
	I/O AND DATA MEMO	RY OPERA	TIONS							
		NO.	INSTRUCTION BIT CODE							
MNEMONIC	DESCRIPTION	WORDS	15 14 12 12 11 10 0 0 7 0 5 4 2 2 1 0							
BLKD <sup>†</sup>		2	1514131211109876543210 1111111011							
BLKP	Block move from data memory to data memory	2								
	Block move from program memory to data memory	1								
DMOV FORT <sup>†</sup>	Data move in data memory	. 1								
IN	Format serial port registers									
OUT	Input data from port									
RFSM <sup>‡</sup>	Output data to port									
RTXM <sup>†</sup>	Reset serial port frame synchronization mode	1								
RXF <sup>†</sup>	Reset serial port transmit mode									
SFSM <sup>‡</sup>	Reset external flag		1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0							
STXM <sup>†</sup>	Set serial port frame synchronization mode	1 1								
SIXM' SXF <sup>†</sup>	Set serial port transmit mode	1								
5XF '	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1							
TOLO	T-blo									
TBLR TBLW	Table read Table write	1.	0 1 0 1 1 0 0 0 I ◀───D───→ 0 1 0 1 1 0 0 1 I ◀───D──→							

### TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.

Texas 🖑 **NSTRUMENTS** POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

	CONTROL INST	RUCTIONS	·							
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE							
			151413121110 9 8 7 6 5 4 3 2 1							
BIT <sup>†</sup>	Test bit	1	1 0 0 1 <b>← B</b> → I <b>← </b> D → D							
вітт†	Test bit specified by T register	1	0 1 0 1 0 1 1 1 I <b>4</b>	-						
CNFD <sup>†</sup>	Configure block as data memory	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0	(						
CNFP <sup>†</sup>	Configure block as program memory	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0							
DINT	Disable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0							
EINT	Enable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0	(						
IDLE <sup>†</sup>	Idle until interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1							
LST	Load status register STO	1	0 1 0 1 0 0 0 0 I <b></b> D	-						
LST1 <sup>†</sup>	Load status register ST1	1	0 1 0 1 0 0 0 1 I <b>4</b> D	-						
NOP	No operation	1	0 1 0 1 0 1 0 1 0 0 0 0 0 0	,						
РОР	Pop top of stack to low accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0							
POPD†	Pop top of stack to data memory	1	0 1 1 1 1 0 1 0 I <b>4</b>	-						
PSHD <sup>†</sup>	Push data memory value onto stack	1	0 1 0 1 0 1 0 0 I 🖛 D	-						
PUSH	Push low accumulator onto stack	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0							
RC <sup>‡</sup>	Reset carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0	,						
RHM‡	Reset hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0							
ROVM	Reset overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1							
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0 1 0 0 1 0 1 1 I <b></b> D	-1						
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1 1 0 0 1 0 1 1 <del>- K</del>	-1						
RSXM <sup>†</sup>	Reset sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1	(						
RTC <sup>‡</sup>	Reset test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1							
sc‡	Set carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0							
SHM‡	Set hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0							
SOVM	Set overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1							
SST	Store status register STO	1	0 1 1 1 1 0 0 0 I <b></b> DD							
SST1 <sup>†</sup>	Store status register ST1	1	0 1 1 1 1 0 0 1 I <del>&lt;</del> D	-1						
ssxm†	Set sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1							
stc‡	Set test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1							
TRAP <sup>†</sup>	Software interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1							

### TABLE 2. SMJ320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the SMJ32010 instruction set. <sup>‡</sup>These instructions are not included in the SMJ32020 instruction set.



#### development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing an SMJ320C25-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS320C25 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS320C25 Simulator or Emulator. The simulator provides a quick means for initially debugging SMJ320C25 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of SMJ320C25 software and hardware development tools.

	MACRO ASSEMBLERS/LINKERS	
Host Computer	Operating System	Part Number
DECVAX	VMS	TMDS324210-08
TI/IBM PC	MS/PC-DOS	TMDS3242810-0
	SIMULATORS	
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242211-0
TI/IBM PC	MS/PC-DOS	TMDS3242811-0
	EMULATORS	
Model	Power Supply	Part Number
XDS/22	Included	TMDS3262221

#### TABLE 3. TMS/SMJ320C25 SOFTWARE AND HARDWARE SUPPORT



## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup> 0.3 V to 7 V
Input voltage range $-0.3$ V to 7 V
Output voltage range $\dots \dots
Continuous power dissipation
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			SMJ320C25-50 MIN NOM MAX	SMJ320C25 MIN NOM MAX	UNIT
Vcc	Supply voltage		4.75 5 5.25	4.5 5 5.5	V
Vss	Supply voltage		0	0	v
		READY	3.00	2.35	-
		D15-D0, FSX	2.20	2.20	
VIH High-level input volta	High-level input voltage	CLKR, CLKX	3.50	3.50	v
		CLKIN	4.00	3.50	
		All others	3.00	3.00	
		D15-D0, FSX, CLKIN, CLKR, CLKX	0.80	0.80	
VIL	Low-level input voltage	HOLD	0.70	0.70	l v
		All others	0.80	0.70	
юн	High-level output curren	t	300	300	μA
IOL	Low-level output current		2	2	mA
TA	Operating free-air tempe	rature	- 55	-55	°C
TC	Operating case temperat	ture	125	125	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	SMJ320C25-50 SMJ320C25 MIN TYP <sup>§</sup> MAX	UNIT
VOH	High-level outpu	t voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4 3	v
VOL	Low-level outpu	t voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX	0.3 0.6	V
١z	Three-state curr	ent	V <sub>CC</sub> = MAX	-20 20	μA
ų.	Input current		$V_{I} = V_{SS}$ to $V_{CC}$	-10 10	μA
1	Supply ourset	Normal		185	mA
lcc	Supply current	Idle/HOLD	$V_{CC} = , f_{x} = MAX$	100	IIIA
Ċi	Input capacitant	e		15	рF
Co	Output capacita	nce		15	рF

 $^{\text{S}}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C. Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices or this type are contained in the publication ''Guidelines for Handling Electrostatic Discharge Sensitive (ESDS) Devices and Assemblies'' available from Texas Instruments.



### **CLOCK CHARACTERISTICS AND TIMING**

The SMJ320C25 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

PARAMETER	TEST CONDITIONS		20C25-50	SM	UNIT	
FARAMETER	TEST CONDITIONS	MIN	TYP MAX	MIN	TYP MAX	UNIT
f <sub>x</sub> Input clock frequency	$T_A = 55 ^{\circ}C ^{\circ}MIN$	6.7†	50.0 <sup>†</sup>	6.7 <sup>†</sup>	40.0 <sup>†</sup>	MHz
C1, C2	$T_C = 125 \circ C MAX$		10		10	pF

<sup>†</sup>This parameter is not production tested.




FIGURE 2. INTERNAL CLOCK OPTION




FIGURE 3. EXTERNAL CLOCK OPTION

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the SMJ320C25. Please refer to *Hardware Interfacing to the TMS320C25* (document number SPRA014A) for details on circuit operation.



## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

		SMJ3	320C25-50	SM	SMJ320C25			
	PARAMETER	MIN	ΤΥΡ ΜΑΧ	MIN	түр	MAX	UNIT	
t <sub>c</sub> (C)	CLKOUT1/CLKOUT2 cycle time	80.0	600	100		600	ns	
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	8	28	5		30	ns	
tf(C)	CLKOUT1/CLKOUT2/STRB fall time		3			5	ns	
tr(C)	CLKOUT1/CLKOUT2/STRB rise time		3	1		5	ns	
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	20-7	2Q+5	20-8	20	20+8		
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	20-1	2Q+7	20-8	20	2Q+8	ns	
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-6	Q+3	Q-6	٥	Q+6	ns	

NOTE 1:  $Q = 1/4t_{c(C)}$ 

#### timing requirements over recommended operating conditions (see Note 1)

		SMJ320C25-50		SMJ320C25			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c</sub> (CI)	CLKIN cycle time	20		150	25		150	ns
tw(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 25$ ns (see Note 2)	8			10		15	ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 25$ ns (see Note 2)	8			10		15	ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	4		Q-4	5		Q-5	ns
t <sub>h(S)</sub>	SYNC hold time from CLKIN low	4			8			ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

2. CLKIN duty cycle [t<sub>r(Cl)</sub> + t<sub>w(ClH)</sub>]/t<sub>c(Cl)</sub> must be within 40-60%. CLKIN rise and fall times must be less than 5 ns.





FIGURE 4. TEST LOAD CIRCUIT





## MEMORY AND PERIPHERAL INTERFACE TIMING

### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	SMJ3	20C25-50	SN	IJ3200	25	UNIT
	PARAMETER	MIN	ΤΥΡ ΜΑΧ	MIN	түр	MAX	UNIT
td(C1-S)	td(C1-S) STRB from CLKOUT1 (if STRB is present)		Q+3	Q-6	٥	Q+6	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 2	5	- 6	0	6	ns
t <sub>su</sub> (A)	Address setup time before STRB low (see Note 3)	Q – 13		Q-12			ns
<sup>t</sup> h(A)	Address hold time after STRB high (see Note 3)	Q-4		Q - 8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 4)	20-5	2Q + 3	2Q-5	20	2Q + 5	ns
<sup>t</sup> s(SH)	STRB high pulse duration (between consecutive cycles, see Note 4)	20 – 5	2Q + 5		20		ns
t <sub>su</sub> (D)W	Data write setup before STRB high (no wait states)	20-17		20-20			ns
<sup>t</sup> h(D)W	Data write hold time from STRB high	Q – 5		Q-10	۵		ns
t <sub>en(D)</sub>	Data bus starts being deiven after STRB low (write cycle)	0†		0†			ns
tdis(D)	Data bus three-state after STRB high (write cycle)		Q+15†		Q	Q+15†	ns
td(MSC)	MSC valid from CLKOUT1	- 5	10	- 10	0	10	ns

### timing requirements over recommended operating conditions (see Note 1)

		SMJ	SMJ320C25-50			J320C	25	
		MIN	түр	MAX	MIN	ТҮР	MAX	UNIT
+	Read data access time from address time		30-31				30-35	ns
t <sub>a</sub> (A)	(read cycle, see Notes 3 and 5)		J	u 01		30-35		115
t <sub>su(D)R</sub>	Data read setup time before STRB high	17			23			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			0			ns
t <sub>s</sub> (SL-R)	READY valid after STRB low (no wait states)			Q-20			Q-20	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-21			Q-20	ns
<sup>t</sup> h(SL-R)	READY hold time after STRB low (no wait states)	Q-1			Q + 3			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q-1			Q + 3			ns
td(M-R)	READY valid after MSC valid		2	Q-25			2Q – 25	ns
th(M-R)	READY hold time after MSC valid	0			0			

<sup>†</sup>This parameter is not production tested.

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in t<sub>w(SL)</sub> and t<sub>w(SH)</sub> being 2Q with no wait states.

5. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R} + t_{r(C)}$ .



## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

## RS, INT, BIO, AND XF TIMING

### switching characteristics over recommended operating conditions (see Note 1)

PARAMETER		SMJ320	C25-50	SN	UNIT		
	PARAMETER	MIN TY	P MAX	MIN	ТҮР	MAX	
td(RS)	CLKOUT1 low to reset state entered		22†			22†	ns
td(IACK)	CLKOUT1 to IACK valid	- 5	7	-8	0	8	ns
td(XF)	XF valid before falling edge of STRB	Q-10		Q-12			ns

<sup>†</sup>This parameter is not production tested.

### timing requirements over recommended operating conditions (see Note 1)

		SMJ320C25-50 SMJ320C25			
		MIN NOM MAX	MIN NOM MAX		
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	25	32	ns	
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0	0	ns	
tw(IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>	<sup>t</sup> c(C)	ns	
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>	3t <sub>c(C)</sub>	ns	

## HOLD TIMING

### switching characteristics over recommended operating conditions (see Note 1)

PARAMETER	SI	IJ32	0C25	5-50	SMJ320C25			UNIT
PARAMETER	MI	T	YP	MAX	MIN	түр	MAX	UNIT
td(C1L-AL) HOLDA low after CLKOUT1 low				11	0		10	ns
tdis(AL-A) HOLDA low to address three-state			0			0		ns
Address three-state after CLKOUT1 low <sup>t</sup> dis(C1L-A) (HOLD mode, see Note 7)				20†			20†	ns
td(HH-AH) HOLD high to HOLDA high		19		25	ns			
ten(A-C1L) Address driven before CLKOUT1 low (HOLD mode, see Note 7)				8†			8†	ns

### timing requirements over recommended operating conditions (see Note 1)

	SM	J320C2	5-50	SI	MJ320C	25	LINUT	
· · · · · · · · · · · · · · · · · · ·	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
td(C2H-H) HOLD valid after CLKOUT2 high			Q-19			Q-24	ns	

<sup>†</sup>This parameter is not production tested.

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagram will occur. INT/BIO fall time must be less than 8 ns.
 A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."



### SERIAL PORT TIMING

### switching characteristics over recommended operating conditions (see Note 1)

PARAMETER	SM.	J320C2	5-50	SN	IJ320C	25	UNIT	
PARAMETER	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT	
t <sub>d(CH-DX)</sub> DX valid after CLKX rising edge (see Note 8)			75			80	ns	
$t_{d(FL-DX)}$ DX valid after FSX falling edge (TXM = 0, see Note 8)			40			45	ns	
td(CH-FS) FSX valid after CLKX rising edge (TXM = 1)			40			45	ns	

### timing requirements over recommended operating conditions (see Note 1)

		SM	J320C25-50	SI		
		MIN	NOM MAX	MIN	NOM MAX	UNIT
f <sub>sx</sub>	Serial port frequency	1.25	6,250	1.25	5,000	kHz
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	160	800,000	200	800,000	ns
•	Serial port clock (CLKX/CLKR) low pulse duration	64		80		ns
<sup>t</sup> w(SCK)	(see Note 9)	04		80		115
•	Serial port clock (CLKX/CLKR) high pulse duration	64		80		ns
tw(SCK)	) (see Note 9)					
•	FSX/FSR setup time before CLKX/CLKR	5		18		ns
t <sub>su</sub> (FS)	falling edge (TXM = 0)	1 3		10		115
<b>*</b>	FSX/FSR hold time after CLKX/CLKR	10		20		ns
<sup>t</sup> h(FS)	falling edge (TXM $=$ 0)			20		ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	5		10		ns
th(DR)	DR hold time after CLKR falling edge	10		20		ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

8. The last occurrence of FSX falling and CLKX rising.


9. The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.



### TIMING DIAGRAMS


Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.2 volts, unless otherwise noted.

### clock timing







memory read timing




memory write timing



one wait-state memory access timing









 $^\dagger$  Control signals are  $\overline{\text{DS}},~\overline{\text{IS}},~\text{R}/\overline{\text{W}},~\text{and}~\text{XF}.$   $^\ddagger$  Serial port controls are DX and FSX.

### interrupt timing






## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS




external flag timing





## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.




•

HOLD timing (part B) CLKOUT1 CLKOUT2 <sup>-t</sup>en(A-C1L) STRB ➡td(C2H-H)<sup>†</sup> HOLD PS, DS, OR IS VALID R/W · IN D15-D0 • -td(HH-AH) HOLDA A15-A0 N + 2 N + 2 N + 2 FETCH N + 1 EXECUTE


<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



### serial port receive timing




serial port transmit timing






## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS




TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



## SMJ320C25, SMJ320C25-50 DIGITAL SIGNAL PROCESSORS

### **MECHANICAL DATA**

### FD ceramic leadless (pad) chip carrier package




ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES WITH THE INCHES GOVERNING.



APRIL 1990

- 100-ns Instruction Cycle Time
- 1568 Words of Configurable On-Chip Data/Program RAM
- 256 Words of On-Chip Program ROM
- 128k Words of Data/Program Space
- Pin-for-Pin Compatible with the SMJ320C25
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Multiprocessor Configurations
- Wait States for Communications to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations



<sup>1</sup>See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.


- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signaling External Devices
- 1.6-μm CMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator
- Packaging: — 68-Pin Leaded Ceramic Chip Carrier (FJ Suffix)
  - 68-Pin Leadless Ceramic Chip Carrier (FD Suffix)
  - 68-Pin Grid Array Ceramic Package (GB Suffix)
- Military Operating Temperature Range ... – 55° to 125°C



### description

The SMJ320C26 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the SMJ320C26 performs operations necessary for many real time digital signal processing algorithms. Since most instructions require only one cycle, the SMJ320C26 is capable of executing ten million instructions per second. On-chip programmable data/program RAM of 1568 words of 16 bits, on-chip program ROM of 256-words, direct addressing of up to 64K-words of external program and 64K-words of data memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.



<sup>†</sup>See Pin Assignments Table (Page 2) and Pin Nomenclature Table (Page 3) for location and description of all pins.

The SMJ320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
A0	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	ĪS	J11/46	Vcc	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5	C2/13	DS	K10/45	MSC	C10/59	Vss	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	DX	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	RS	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	D0 .	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61	]	
A11	L8/39	D1	E2/17	D13	B5/4	INT1	G2/21	Vcc	B10/62		

### PGA/LCCC/JLCC PIN ASSIGNMENTS



NAME	I/O/Z <sup>†</sup>	DEFINITION
V <sub>cc</sub>	1	5-V supply pins.
V <sub>SS</sub>	1	Ground pins.
X1	0	Output from internal oscillator for crystal.
X2/CLKIN	1	Input to internal oscillator from crystal or external clock.
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4).
CLKOUT2	0	A second clock output signal.
D15-D0	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB).
PS, DS, IS	O/Z	Program, data and I/O space select signals.
R∕₩	O/Z	Read/write signal.
STRB	O/Z	Strobe signal.
RS	l l	Reset input.
INT2, INT1, INT0	1	External user interrupt inputs.
MP/MC	1	Microprocessor/microcomputer mode select pin.
MSC	0	Microstate complete signal.
IACK	0	Interrupt acknowledge signal.
READY	I	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete.
BR	0	Bus request signal. Asserted when the SMJ320C26 requires access to an external global data memory space.
XF	0	External flag output (latched software – programmable signal).
HOLD	- L	Hold input. When asserted, SMJ320C26 goes into an idle mode and places the data address and control lines in the high-impedance state.
HOLDA	0	Hold acknowledge signal.
SYNC	1	Synchronization input.
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	I	Serial data receive input.
CLKR	l.	Clock input for serial port receiver.
FSR	I	Frame synchronization pulse for receive input.
DX XC	O/Z	Serial data transmit output.
CLKX	1	Clock input for serial port transmitter.
FSX	I/O/Z	Frame synchronization pulse for transmit. May be configured as either an input or an output.


## **PIN NOMENCLATURE**

<sup>†</sup> I/O/Z denotes input/output/high-impedance state.

t



### functional block diagram (SMJ320C26)





#### architecture

The SMJ320C26 architecture is based on the SMJ320C25 with a different internal RAM and ROM configuration. The SMJ320C26 integrates 256 words of on-chip ROM and 1568 words of on-chip RAM compared to 4K words of on-chip ROM and 544 words of on-chip RAM for the SMJ320C25. The SMJ320C26 is pin for pin compatible with the SMJ320C25.

Increased throughput on the SMJ320C26 for many DSP applications is accomplished by means of single cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data intensive signal processing.

The architectural design of the SMJ320C26 emphasizes overall speed, communication, and flexibility in the processor configuration. Control signals and instructions provide floating point support, block memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Three large on-chip RAM blocks, configurable either as separate program and data spaces or as three contiguous data blocks, provide increased flexibility in system design. Programs of up to 256 words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high speed on-chip RAM. A data memory address space of 64K words is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SMJ320C26 incorporates all of these features as well as many others, including a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU accumulator

The SMJ320C2632-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logic instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator.
- Normalize fixed point numbers contained in the accumulator.
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaling shifter

The SMJ320C26 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16-bits on the input data, as specified in the instruction word. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign extended, depending upon the value of the SXM (sign extension mode) bit of status register STO.

#### 16 × 16 bit parallel multiplier

The SMJ320C26 has a 16 × 16 bit-hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.



Incorporated into the SMJ320C26 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be fetched simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

### timer

The SMJ320C26 provides a memory mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero, provided the timer interrupt is enabled. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1.

#### memory control

The SMJ320C26 provides a total of 1568 words of 16 bit on-chip RAM, divided into four separate blocks (B0, B1, B2, and B3). Of the 1568 words, 32 words (block B2) are always data memory, and all other blocks are programmable as either data or program memory. A data memory size of 1568 words allows the SMJ320C26 to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external memory into on-chip RAM, and then executed.

When using on-chip program RAM, ROM, or high speed external program memory, the SMJ320C26 runs at full speed without wait states. However, the READY line can be used to interface the SMJ320C26 to slower, less expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing and cuts overall system costs.

The SMJ320C26 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the data memory or program memory space, depending upon the choice of memory configuration.

The instruction configuration (parameter) is used as follows to configure the blocks B0, B1, and B3 as program or as data memory.


CONFIGURATION	B0	B1	B3
0	Data	Data	Data
1	Program	Data	Data
2	Program	Program	Data
3	Program	Program	Program

Regardless of the configuration, the user may still execute from external program memory.


The SMJ320C26 provides a ROM of 256 words. The ROM is sufficient to allow the programming of a bootstrap program and interrupt handler, or to implement self test routines.

The SMJ320C26 has six registers that are mapped into the data memory space at the locations 0-5; a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.





2 MP/MC = 0









MEMORY MAPS AFTER CONF 1

1 MP/MC = 1




 $2 \text{ MP}/\overline{\text{MC}} = 0$ 









 $2 \text{ MP}/\overline{\text{MC}} = 0$ 

0 (0000h)

31 (001Fh)

32 (0020h)

243 (00F3h) 244 (00F4h)

255 (00FFh) 256 (0100h)

4095 (0FFFh) 4096 (1000h)


63487 (F7FFh) 63488 (F800h)

63999 (F9FFh) 64000 (FA00h)

64511 (FBFFh) 64512 (FC00h)

65023 (FDFFh) 65024 (FE00h)


65535 (FFFFh)





MEMORY MAPS AFTER CONF 3

 $1 \text{ MP}/\overline{\text{MC}} = 1$ 



 $2 \text{ MP}/\overline{\text{MC}} = 0$ 




Figure 1d. Memory Maps



D-44

#### interrupts and subroutines

The SMJ320C26 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-words boundaries so that branch instructions can be accommodated in those locations if desired.

A built in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The SMJ320C26 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the SMJ320C26 processor waits until the other device completes its function and signals the processor via the READY line, the SMJ320C26 then continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D concerters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory mapped registers; the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing signal, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.



#### multiprocessing

The flexibility of the SMJ320C26 allows configurations to satisfy a wide range of system requirements. The SMJ320C26 can be used as follows:

- A standalone processor.
- A multiprocessor with devices in parallel.
- A multiprocessor with global memory space.
- A peripheral processor interfaced via processor controlled signals to another device.

For multiprocessing applications, the SMJ320C26 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory mapped GREG (global memory allocation register) specifies part of the SMJ320C26's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses a location within that space, BR is asserted to request control of the data bus. The length of the memory cycle is controlled by the READY line.

The SMJ320C26 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the SMJ320C26's external memory by asserting HOLD low. This causes the SMJ320C26 to place its address, data, and control lines in a high impedance state, and assert HOLDA.

### instruction set

The SMJ320C26 microprocessor implements a comprehensive instruction set that supports both numeric intensive signal processing operations as well as general purpose applications, such as multiprocessing and high speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast program memory.

### addressing modes

The SMJ320C26 instruction set provides three memory addressing modes; direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is embedded in the instruction word(s).

In direct addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.



Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7 respectively.

There are seven types of indirect addressing: auto increment, auto decrement, post indexing by either adding or subtracting the contents of ARO, single indirect addressing with no increment or decrement and bit reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by an ARP update.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be executed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I-O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates those instructions that are not included in the SMJ32010 instruction set. The symbol (<sup>‡</sup>) indicates instructions that are not included in the SMJ32020 instruction set. The symbol (<sup>§</sup>) indicates instructions that are not included in the SMJ32020 instruction set.

SYMBOL	MEANING
В	4-bit field specifying a bit code
CM	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
1	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0 through PA 15 are predefined assembler symbols equal to 0 through 15 respectively).
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
CNF	Internal RAM configuration bits
$\mathbf{X}_{i}$	3-bit accumulator left-shift field

TABLE 1.	INSTRUCTION	SYMBOLS
----------	-------------	---------



MNEMONIC	DESCRIPTION	NO.					IN	STR	UC.	TION	BIT	COD	E				
		WORDS	15	14	13	12	11	10	9	8 (	7	6	5	4	3	2	1
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1
ADD	Add to accumulator with shift	1	0	0	0	0	-	- :	s -	->	I.	-			- D-		
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	- 1	-			- D-		
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	- 1	•			- D-		
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1	1	0	0	1	1	0	0	•	-			- к–		
ADDS	Add to low accumulator with sign extension suppressed	1 1	0	1	0	0	1	0	0	) 1	1	-			- D-		
ADDT <sup>†</sup>	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0	1	0	1	-			- D-		
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1	1	0	1		- 9	s -		0	0	0	0	0	0	1
AND	AND with accumulator	1 1	0	1	0	0	1	1	1	0	E	-			- D-		
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1	1	0	1	4		c -		0	0	0	0	0	1	0
CMPL <sup>†</sup>	Complement accumulator	1	1	1	0	0	1	1	ິ 1	6	0	0	1	0	0	1	1
LAC	Load accumulator with shift	1	0	0	1	0	-	- :	s-	->	· 1	4			- p-		
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	•	<u> </u>			- ĸ–		
LACT	Load accumulator with shift specified by T register	1	0	1	0	0	0	0	1	0	1				- n-		
LALKT	Load accumulator long immediate with shift	2	1	1	Ó	1	- ं+-	1	s -	->	0	ō	0	0	ō	0	0
NEGT	Negate accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	1
NORM <sup>†</sup>	Normalize contents of accumulator	1	1	1	0	Ó	1	1	1	ò	1	x	x	x	0	0	1
DR	OR with accumulator	1	o	1	0	0	1	1	0	1	1				- D	-	
ORKT	OR immediate with accumulator with shift	2	1	1	0	1	4		e -		0	0	0	0	ñ	1	0
BOL <sup>‡</sup>	Rotate accumulator left	1 1	1	1	0	0	1	1	٠ ۱	0	0	0	1	1	0	1	0
ROR <sup>‡</sup>	Rotate accumulator right	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0
SACH	Store high accumulator with shift	1 1	0	1	1	0	1		_ ×	-	- î				- D-		-
SACL	Store low accumulator with shift	1	ō	1	1	0	0	2	- x	-	i	2			- 0-		
SBLKT	Subtract from accumulator long immediate with shift	2	1	1	o	1	4	_`.	<u>،</u>	-	0	0	0	0	õ	٥	1
SFL	Shift accumulator left	1	1	1	0	o	1	1	1	0	0	0	0	1	1	0	0
SFR <sup>†</sup>	Shift accumulator right	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0
SUB	Subtract from accumulator with shift	1	o	0	ō	1			e -		1	Å					•
SUBB‡	Subtract from accumulator with borrow		0	1	ō	0	1	.1	1	1	i	2			- 0-		
SUBC	Conditional subtract	1	0	1	ō	0	0	1	1	1	i	4			- 0		
SUBH	Subtract from high accumulator	1	0	1	ō	0	0	1	0	0	i.	4			- D		
SUBK‡	Subtract from accumulator short immediate	1	1	1	0	0	1	1	0	1					- ĸ—		
SUBS	Subtract from low accumulator with sign extension suppressed		o	1	ō	ō	o	1	0	1	1	4			- D		
SUBT	Subtract from accumulator with shift specified by T register	1	ō	1	õ	ō	õ	1	1	0	i	à-			- D-		
KOR	Exclusive-OR with accumulator	1	õ	1	õ	0	1	1	0	ō	÷.	÷.			- D		
KORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1	1	õ	ĩ	-	,	s -		O	0	0	0	0	1	1
ZAC	Zero accumulator	1		i	õ	0	1	۰Ì	1	0	0	õ	ō	ō	õ	0	0
ZALH	Zero low accumulator and load high accumulator		0	1	0	ő	'n	0	, 0		ï	Å.	<u> </u>	<u> </u>	- n	<u> </u>	<u> </u>
	Zero low accumulator and load high accumulator with rounding		0	1	1	1	1	0	1	1	÷	2			- 0-		
ZALH	Zero accumulator and load low accumulator with sign extension suppressed		0	1	0	0	0	0	0			2			- D		

### TABLE 2. SMJ320C26 INSTRUCTION SET SUMMARY

<sup>†</sup> These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup> These instructions are not included in the SMJ32020 instruction set.



	<u>, , , , , , , , , , , , , , , , , , , </u>		1					CTD							_		
MNEMONIC	DESCRIPTION	NO.						STR	001	NON	BIL	000	E				
-		WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0	1	1	1	1	1	1	0	•	<b>—</b>		_	к –	_	
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0.	<b>₫</b> CN
LAR	Load auxiliary register	1	0	0	1	1	0	-	- R	->	1	-			- D		
LARK	Load auxiliary register short immediate	1	1	1	0	0	0	•	- R-	->	•	Ļ.,		_	к-		
LARP	Load auxiliary register pointer	1	0	1	0	1	0	1	0	1	1	0	0	0	1	<	- R
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	ł	<b>∢</b> -			- D	_	
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	•				DF	۰ <u>–</u>		
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1	1	0	1	0	•	R-	->	0	0	0	0	0	0	0
MAR	Modify auxiliary register	1 1	0	1	0	1	0	1	0	1	1	-			- D-		
SAR	Store auxiliary register	1	0	1	1	1	0	4	R-	->	1	4-			- D		
SBRK <sup>‡</sup>	Subtract from auxiliary register short immediate	1	0	1	1	1	1	1	1	1		Ļ.			к-		
	T REGISTER, P REGISTER		NET	UCT	ONE												
		·····	T		10113			STRI					-				
MNEMONIC	DESCRIPTION	NO.	L					-		ION	BUL		=				
	·	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0
LPH <sup>†</sup>	Load high P register	1	0	1	0	1	0	0	1	1	1	4			• D	_	
LT	Load T register	1	0	0	1	1	1	1	0	0	1	-			• D		
LTA	Load T register and accumulator previous product	1	0	0	1	1	1	1	0	1	1	-►		·····	- D	_	
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	<u></u> 1	1	1	1	-			· D		
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	Т	-			- D		
LTST	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	1	-₽-			- D		
MAC <sup>†</sup>	Multiply and accumulate	2	0	1	0	1	1	1	0	1	1	-			- D		
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	1	-			·р		
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	ō	I.	4			· D		
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	1	-			·р		
	Multiply immediate	1	1	0	1	•						к					
MPYK			I .	0	1	1	1	0	1	1	1	4-			· D		
MPYK MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0					1	1	1	i	4			· D	_	
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0	1	0	0	1										
MPYS <sup>‡</sup> MPYU <sup>‡</sup>	Multiply unsigned	1	1	-	0 0	0	1	i	1	0	0	0	0	1	0	1	0
MPYS <sup>‡</sup> MPYU <sup>‡</sup> PAC	Multiply unsigned Load accumulator with P register	1	1	1	0	0 0 0	1 1 1	1	1	0	0	0	0	1	0	1	0
MPYS <sup>‡</sup> MPYU <sup>‡</sup> PAC SPAC	Multiply unsigned Load accumulator with P register Subtract P register from accumulator	1	1 1 1	1	-	0 0 0	1 1 1	1 1 1	1	0 0 1	0	0	0 0	1 1	0 0	1	0
MPYS <sup>‡</sup> MPYU <sup>‡</sup> PAC SPAC SPH <sup>‡</sup>	Multiply unsigned Load accumulator with P register Subtract P register from accumulator Store high P register	1 1 1 1	1 1 1 0	1	0	0 0 1	1 1 1	1 1 1	1 1 0	0 0 1	0	, o o 🕇 🕈	0	1	0 0 0 0	1	0 1
MPYS <sup>‡</sup> MPYU <sup>‡</sup> PAC SPAC SPH <sup>‡</sup> SPL <sup>‡</sup>	Multiply unsigned Load accumulator with P register Subtract P register from accumulator Store high P register Store low P register	1 1 1 1 1	1 1 1 0 0	1 1 1 1	0 0 1	0 0 1 1	1 1 1 1	1 1 1 1	1 1 0 0	0 0 1 0	0 0 1 1 0	0 0 <b>4 4</b> 0	0	1	0 0 0 0 0	1	0 1
MPYS <sup>‡</sup> MPYU <sup>‡</sup> PAC SPAC SPH <sup>‡</sup>	Multiply unsigned Load accumulator with P register Subtract P register from accumulator Store high P register	1 1 1 1	1 1 1 0	1	0	0 0 1 1 0	1 1 1 1 1	1 1 1 1 1 0	1 1 0 1 1	0 0 1 0 0	0	• • <b>↓ ↓</b> • •	0 0	1 1 0	0 0 0 0 0 1	1	0 1

## TABLE 2. SMJ320C26 INSTRUCTION SET SUMMARY (continued)

<sup>†</sup> These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup> These instructions are not included in the SMJ32020 instruction set.



,

<u> </u>	BRANCH/CALL IN	ISTRUCTION	s															
MNEMONIC	DESCRIPTION	NO.					11	ISTR	ист	ION	віт	CODI	E					
MNEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	C
В	Branch unconditionally	2	1	1	1	1	1	1	1	1	1	-			- D-			->
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1	-			– D–			->
BBNZ <sup>†</sup>	Branch if TC bit = 0	2	1	1	1	1	1	0	0	1	1	-			- D-			->
88Z <sup>†</sup>	Branch if TC bit = 0	2	1	1	1	1	1	0	0	0	1	-			- D-			-)
BC <sup>‡</sup>	Branch on carry	2	0	1	o	1	1	1	1	0	1	<b>∢</b> -			- D-			->
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1	4-			- o			->
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1	-			- D			•
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	o	1	0	1	4			- n-			
BLEZ	Branch if accumulator $\leq 0$	2		1	1	1	0	õ	1	ō	1	-			- D-			÷
BLZ	Branch if accumulator < 0	2		•	1	1	0	0	1		1				- n			Å
BNC <sup>‡</sup>	Branch on no carry	2	o		0	1	1	ĩ	÷	÷	÷	2			- 0-			
BNVT	Branch if no overflow	2	1		•	1	0								- n-			
BNZ	Branch if accumulator = 0	2		÷		1	0	4	0	1	÷	1			- D-			K
BV	Branch on overflow	2	1	÷	÷	÷	0	0	ñ		÷	2			- 0			
BZ	Branch if accumulator = 0	2	1	-	1	1	0	1	1	0	1				- 0-			2
CALA	Call subroutine indirect			-	0	0	1	4	-	0	0	-	1	0	0	1	0	0
CALL	Call subroutine	2	l'i	÷	1	1	4	1	÷	ñ	1	ď-		0	- n_	<u> </u>		•
RET	Return from subroutine	1		1	ò	o	1	1	1	o	o	0	1	0	0	1	1	6
	I/O AND DATA MEMO	RY OPERAT	ONS		-									-				
		NO.					10	ISTRI	ICT	ON	BIT	CODI	=					_
MNEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7		5	4	3	2	1	0
BLKD <sup>‡</sup>	Block move from data memory to data memory	2	1		1	1	1	1	0		÷	4			- 0-	_	<u>.</u>	-b
BLKPT	Block move from program memory to data memory	2		÷	1	1	÷	1	ñ	0	÷	à-			- 0-			-
DMOV	Data move in data memory	1	0	i	0	i	ò	1	1	ő	÷	à-			- D		_	-
FORT	Format serial port registers			1	ō	o	1	1	1	ō	0	0	0	0	1	1	1	FC
IN	Input data from port	1	1	ō	0	0	•	— р,	а. 		Ť	- <b>•</b>			- D-			•
OUT	Output data to port	1	1	1	1 ·	0	- 🗲	P/	4 -	▶	Т	-			- D-			≁
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	C
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	C
RXF	Reset external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	C
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXM <sup>†</sup>	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXF <sup>†</sup>	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	_1
TBLR	Table read	1	0	1	0	1	1	0	0	0	1	-			- D			≯
TBLW	Table write	1	0	1	0	1	1	0	0	1	1	-			- D			≁

#### TABLE 2. SMJ320C26 INSTRUCTION SET SUMMARY (continued)

<sup>†</sup> These instructions are not included in the SMJ32010 instruction set.

<sup>‡</sup> These instructions are not included in the SMJ32020 instruction set.



		CONTR	ROL INS	STRUC	TIONS													
MNEMONIC	DESCRIPTION	NO.	Γ					INST	чист	ION E	BIT CO	DDE						
MILEMONIC	DESCRIPTION	WORDS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
віт†	Test bit	1	1	0	0	1	-	— c	,	-	1	-			- D			
вітт†	Test bit specified by T register	1	0	1	0	1	0	1	1	1	1	-			– D			-
CONF	Configure RAM blocks as Data or program	1	1	1	0	0	1	1	1	0	0	ō	1	1	1	14	CNF	: Ĵ
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE†	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register ST0	1	0	1	0	1	0	0	0	0	1	-			– D			→
LST1 <sup>†</sup>	Load status register ST1	1 1	0	1	0	1	0	0	0	1	1	-			~ o			-+
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD <sup>†</sup>	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	1	4			– D			_
PSHD <sup>†</sup>	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	1	- è-			- 0			
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	o	0	1	1	1	0	0
RC <sup>‡</sup>	Reset carry bit	1	1	1	0	0	1	1	1	0	0	Ó	1	1	Ó	0	Ó	c
внм‡	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	c
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	С
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	1	4-			- D-			_
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	4			_ ,				_
RSXM <sup>†</sup>	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	ō	0	0	0	`o	1	1	0
RTC <sup>‡</sup>	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	c
sc‡	Set carry bit	1 1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM‡	Set hold mode	1	1	1	Ō	0	1	1	1	Ó	0	Ó	1	1	1	ō	ō	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1 1	0	1	1	1	1	o	0	0	1	4			- n -			->
SST1 <sup>†</sup>	Store status register ST1		0	1	1	1	1	0	0	1	i	2			- 0.			
SSXM <sup>†</sup>	Set sign-extension mode	1	1	1	o	0	1	1	1	0	o	0	0	0	0	1	1	1
stc‡	Set test/control flag	1	1	1	ō	0	1	1	1	ō	õ	õ	1	1	ő	0	1	1
TRAPT	Software interrupt		1	1	õ	0	1	1	1	0	ō	ñ	n.	1	1	1	1	0

#### TABLE 2. SMJ320C26 INSTRUCTION SET SUMMARY (continued)

<sup>†</sup> These instructions are not included in the SMJ32010 instruction set.

<sup>+</sup> These instructions are not included in the SMJ32020 instruction set.

§ This instruction replaces CNFD and CNFP in the SMJ320C25 instruction set.



#### development support

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 3 lists the development support products for the second-generation TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, applications boards, software development boards, and in-circuit emulators. Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274-2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274-2323. The BBS serves 2400-, 1200-, and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.

	MACRO ASSEMBLER/LINKER	
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242250-0
IBM PC	MS/PS DOS	TMDS3242850-0
VAX	ULTRIX	TMDS3242260-0
SUN 3	UNIX	TMDS3242550-0
C	COMPILER AND MACRO ASSEMBLER/LINK	ER
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242255-0
IBM PC	MS/PC DOS	TMDS3242855-0
VAX	ULTRIX	TMDS3242265-0
SUN 3	UNIX	TMDS3242555-0
	SIMULATOR	
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
DEC VAX	VMS	TMDS3242251-0
IBM PC	MS/PC DOS	TMDS3242851-0
,	EMULATOR	
MODEL	POWER SUPPLY	PART NUMBER
XDS/22	INCLUDED	TMDS3262292
	SOFTWARE DEVELOPMENT SYSTEM ON PO	;
HOST COMPUTER	OPERATING SYSTEMS	PART NUMBER
IBM PC	MS/PC DOS	TMDX3268828
IBM PC	MS/PC DOS	TMDX3268821 <sup>†</sup>


Table 3 gives a complete list of SMJ320C26 software and hardware development tools.




#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	25	150	ns
t <sub>w(CIL)</sub>	CLKIN low pulse duration, $t_{c(C)} = 25$ ns (see Note 2)	10	15	ns
t <sub>w(CIH)</sub>	CLKIN high pulse duration, t <sub>c(CI)</sub> = 25 ns (see Note 2)	10	15	ns
t <sub>su(S)</sub>	SYNC setup time before CLKIN low	5	Q – 5	ns
t <sub>h(S)</sub>	SYNC hold time from CLKIN low	8		ns


NOTES: 1. Q = 1/4t<sub>c(C)</sub> 2. CLKIN duty cycle [t<sub>r(CI)</sub> + t<sub>w(CIH)</sub>]/t<sub>c(CI)</sub> must be within 40-60%. CLKIN rise and fall times must be less than 5 ns.







(a) INPUT



(b) OUTPUTS

#### **FIGURE 4. VOLTAGE REFERENCE LEVELS**



## MEMORY AND PERIPHERAL INTERFACE TIMING

## switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>d(C1-S)</sub>	STRB from CLKOUT1 (if STRB is present)	Q – 6	Q	Q + 6	ns
t <sub>d(C2·S)</sub>	CLKOUT2 to STRB (if STRB is present)	- 6	0	6	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 3)	Q - 12			ns
t <sub>h(A)</sub>	Address hold time after STRB high (see Note 3)	Q – 8			ns
t <sub>w(SL)</sub>	STRB low pulse duration (no wait states, see Note 4)	2Q – 5	2Q	2Q + 5	ns
t <sub>w(SH)</sub>	STRB high pulse duration (between consecutive cycles, see Note 4)		2Q		ns
t <sub>su(D)W</sub>	Data write setup time before STRB high (no wait states)	2Q – 20			ns
t <sub>h(D)W</sub>	Data write hold time from STRB high	Q – 10	Q		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write cycle)	0†			ns
t <sub>dis(D)</sub>	Data bus three-state after STRB high (write cycle)		Q	Q+15 <sup>†</sup>	ns
t <sub>d(MSC)</sub>	MSC valid from CLKOUT1	- 10 <sup>†</sup>	0	10	ns

#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 3 and 5)			3Q – 40	ns
t <sub>su(D)R</sub>	Data read setup time before STRB high	23			ns
t <sub>h(D)R</sub>	Data read hold time from STRB high	0			ns
t <sub>d(SL-R)</sub>	READY valid after STRB low (no wait states)	1		Q – 22	ns
t <sub>d(C2H-R)</sub>	READY valid after CLKOUT2 high			$Q - 22^{\dagger}$	ns
t <sub>h(SL-R)</sub>	READY hold time after STRB low (no wait states)	Q + 3			ns
t <sub>h(C2H-R)</sub>	READY hold after CLKOUT2 high	Q + 3 <sup>†</sup>			ns
t <sub>d(M-R)</sub>	READY valid after MSC valid			2Q -25†	ns
t <sub>h(M-R)</sub>	READY hold time after MSC valid	0†			ns

## RS, INT, BIO, AND XF TIMING

## switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>d(RS)</sub>	CLKOUT1 low to reset state entered			22 <sup>†</sup>	ns
t <sub>d(IACK)</sub>	CLKOUT1 to IACK valid	- 8 <sup>†</sup>	0	8	ns
t <sub>d(XF)</sub>	XF valid before falling edge of STRB	Q – 12			ns

#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	
t <sub>su(IN)</sub>	INT/BIO/RS setup before CLKOUT1 high (see Note 6)	32		ns
t <sub>h(IN)</sub>	INT/BIO/RS hold after CLKOUT1 high (see Note 6)	0		ns
t <sub>w(IN)</sub>	NT/BIO low pulse duration	t <sub>c(C)</sub>		ns
t <sub>w(RS)</sub>	RS low pulse duration	3t <sub>c(C)</sub>		ns

<sup>†</sup> This parameter is not production tested.

NOTES: 1. Q = 1/41<sub>c(C)</sub> 3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

4. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

Read data access time is defined as t<sub>a(A)</sub> = t<sub>su(A)</sub> + t<sub>w(SL)</sub> - t<sub>su(D)R</sub>.
 RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagram will occur. INT/BIO fall time must be less than 8 ns.



#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	– 0.3 V to 7 V
Input voltage range	
Output voltage range	– 0.3 V to 7 V
Continuous power dissipation	1.0 W
Storage temperature range	55°C to 150°C

 <sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 <sup>‡</sup> All voltages are with respect to V<sub>SS</sub>.

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage			0		V
		D15-D0, FSX	2.2			
VIH	High-level input voltage	CLKIN, CLKR, CLKX	3.50			v
		All others	3.00			
VIL	Low-level input voltage	D15-D0, FSX, CLKIN, CLKR, CLKX			0.8	v
• 112		All others			0.7	•
I <sub>OH</sub>	High-level output current				300	μA
I <sub>OL</sub>	Low-level output current				2	mA
TA	Minimum operating free-air t	emperature	- 55			°C
тс	Maximum operating case ter	nperature			125	°C

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>§</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output volta	ge	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3		V
VOL	Low-level output voltag	e	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX		0.3	0.6	V
I <sub>oz</sub>	High-impedance-state leakage current	output	V <sub>CC</sub> = MAX			± 20	μΑ
l,	Input current		V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>			± 10	μA
	0	Normal				185	
lcc	Supply current	Idle/HOLD	$V_{CC} = MAX, f_x = MAX$			100	mA
Cı	Input capacitance		/		15		pF
Co	Output capacitance				15		pF

§ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



## CLOCK CHARACTERISTICS AND TIMING

The SMJ320C26 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit (see the application report, *Hardware Interfacing to the TMS320C25*).

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>x</sub> Input clock frequency <sup>†</sup>	T <sub>A</sub> = – 55°C MIN	6.7		40.0	MHz
C1, C2	T <sub>C</sub> = 125°C MAX		10		pF

<sup>†</sup> This parameter is not production tested.




FIGURE 2. INTERNAL CLOCK OPTION

#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

#### switching characteristics over recommended operating conditions (see Note 1)

PARAMETER	MIN	TYP <sup>†</sup>	MAX	UNIT
CLKOUT1/CLKOUT2 cycle time	100		600	ns
CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		32	ns
CLKOUT1/CLKOUT2/STRB fall time			5	ns
CLKOUT1/CLKOUT2/STRB rise time			5	ns
CLKOUT1/CLKOUT2 low pulse duration	2Q - 8	2Q	2Q + 8	ns
CLKOUT1/CLKOUT2 high pulse duration	2Q - 8	2Q	2Q + 8	ns
CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 6	Q	Q + 6	ns
	CLKOUT1/CLKOUT2 cycle time CLKIN high to CLKOUT1/CLKOUT2/STRB high/low CLKOUT1/CLKOUT2/STRB fall time CLKOUT1/CLKOUT2/STRB rise time CLKOUT1/CLKOUT2 low pulse duration CLKOUT1/CLKOUT2 high pulse duration	CLKOUT1/CLKOUT2 cycle time     100       CLKIN high to CLKOUT1/CLKOUT2/STRB high/low     5       CLKOUT1/CLKOUT2/STRB fall time     2       CLKOUT1/CLKOUT2/STRB rise time     2Q - 8       CLKOUT1/CLKOUT2 low pulse duration     2Q - 8	CLKOUT1/CLKOUT2 cycle time     100       CLKIN high to CLKOUT1/CLKOUT2/STRB high/low     5       CLKOUT1/CLKOUT2/STRB fall time	CLKOUT1/CLKOUT2 cycle time         100         600           CLKIN high to CLKOUT1/CLKOUT2/STRB high/low         5         32           CLKOUT1/CLKOUT2/STRB fall time         5         5           CLKOUT1/CLKOUT2/STRB fall time         5         5           CLKOUT1/CLKOUT2/STRB rise time         5         5           CLKOUT1/CLKOUT2/STRB rise time         5         5           CLKOUT1/CLKOUT2 low pulse duration         2Q - 8         2Q         2Q + 8           CLKOUT1/CLKOUT2 high pulse duration         2Q - 8         2Q         2Q + 8

<sup>†</sup> This parameter is not production tested.

NOTE 1:  $Q = 1/4t_{c(C)}$ 



## **HOLD TIMING**

### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>d(C1L-AL)</sub>	HOLDA low after CLKOUT1 low	0†		10	ns
t <sub>dis(AL-A)</sub>	HOLDA low to address three-state		0		ns
t <sub>dis(C1L-A)</sub>	Address three-state after CLKOUT1 low (HOLD mode, see Note 7)			20 <sup>†</sup>	ns
t <sub>d(HH-AH)</sub>	HOLD high to HOLDA high			25	ns
t <sub>en(A-C1L)</sub>	Address driven before CLKOUT1 low (HOLD mode, see Note 7)			8†	ns

#### timing requirements over recommended operating conditions (see Note 1)

	MIN	NOM	MAX	UNIT
t <sub>d(C2H-H)</sub> HOLD valid after CLKOUT2 high			Q – 24	ns
NOTES: 1. $Q = 1/4t$				

NOTES: 1. Q = 1/4t<sub>c(C)</sub> 7. A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

## SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 8)			80	ns
t <sub>d(FL-DX)</sub>	DX valid after FSX falling edge (TXM = 0, see Note 8)			45	ns
t <sub>d(CH-FS)</sub>	FSX valid after CLKX rising edge (TXM = 1)			45	ns

#### timing requirements over recommended operating conditions (see Note 1)

		MIN	NOM MAX	UNIT
f <sub>sx</sub>	Serial port frequency	1.25	5,000	kHz
t <sub>c(SCK)</sub>	Serial port clock (CLKX/CLKR) cycle time	200	800,000	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 9)	80		ns
t <sub>w(SCK)</sub>	Serial port clock (CLKX/CLKR) high pulse duration (see Note 9)	80		ns
t <sub>su(FS)</sub>	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18		ns
t <sub>h(FS)</sub>	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns
t <sub>su(DR)</sub>	DR setup time before CLKR falling edge	`10		ns
t <sub>h(DB)</sub>	DR hold time after CLKR falling edge	20		ns

<sup>†</sup> This parameter is not production tested.

NOTES: 1. Q =  $1/4t_{c(C)}$ 

8. The last occurence of FSX falling and CLKX rising.


9. The duty cycle of the serial port clock must be within 40-60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.




## TIMING DIAGRAMS

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.2 volts unless otherwise noted.


## clock timing








D-59




 $^{\dagger}$  Control signals are  $\overline{\text{DS}},\,\overline{\text{IS}},\,\text{R/W},\,\text{and XF}.$ 

<sup>‡</sup> Serial port controls are DX and FSX.






POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



NOTE 10: HOLD is an asynchronous input that can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.




....




NOTE 10: HOLD is an asynchronous input that can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



## serial port receive timing




## serial port transmit timing





## MECHANICAL DATA


## FJ package leaded chip carrier package





## **MECHANICAL DATA**


#### FD ceramic leadless (pad) chip carrier package





## MECHANICAL DATA

#### 68-pin GB grid array ceramic package





## Appendix E

## **TMS320C2x System Migration**

This appendix contains information necessary to upgrade a TMS320C1x-generation program to a TMS32020-based system or to upgrade a TMS32020 program to a TMS320C25-based system. The information consists of a detailed list of the programming differences and hardware and timing differences between the respective processors.

Topics in this chapter include:

Seci	tion	Page
E.1	TMS320C1x to TMS32020 System Migration	E-2
E.2	TMS32020 to TMS320C25 System Migration	E-4

## E.1 TMS320C1x to TMS32020 System Migration

This section lists the programming differences that should be considered in migrating from a TMS320C1x to a TMS32020 processor.

- Instructions are compatible only at the mnemonic level. Before execution, TMS320C1x source programs should be reassembled by using a TMS32020 assembler.
- The memory map on the TMS32020 is different from the memory map on the TMS320C1x. Page 0 of the TMS32020's data memory map contains only block B2 (32 words) and the memory-mapped registers. The primary on-chip RAM blocks B0 and B1 reside on pages 4–7 when all RAM is configured as data memory. It should be noted that there may be cases in TMS320C1x programs where the BANZ instruction has been used to implement both a loop counter and a memory address pointer for tables based at location 0 in memory. Because blocks B0, B1, and B2 in the TMS32020 are located at addresses other than 0, programs being migrated from the TMS320C1x to the TMS32020 should use two separate auxiliary regisiters to implement this type of BANZ loop, one for loop count and one for memory address.
- The SXM bit must be set to 1, and the PM bits must be set to 0 to ensure that TMS32020 CALU operations behave in the same manner as the TMS320C1x. The SXM and PM bits are unaffected by a reset and are in a random state after powerup.
- The organization of status register ST0 is different on the two processors as shown below.

TMS320C1x Status Register ST0:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ov	оум	INTM	1	1	1	1	ARP	1	1	1	1	1	1	1	DP

TMS32020 Status Register ST0:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARF	,	ov	OVM	1	INTM					DP				

- In the direct addressing mode, the SST (store status register ST0) instruction of the TMS32020 sets DP = 0, rather than 1 as on the TMS320C1x. The SST1 instruction also sets DP = 0 in the direct addressing mode. Note that in the direct addressing mode, data memory addressing values should be between 96 and 127 to store the status registers in block B2.
- When you modify the contents of the current auxiliary register in the indirect addressing mode on the TMS32020, the SAR (store auxiliary register) instruction for ARn, (when n = ARP), stores the value of the auxiliary regis-

ter contents *before* it is incremented, decremented, or indexed by AR0. The TMS320C1x stores the incremented/decremented value.

- All of the TMS32020 branch and call instructions, except for BACC (branch to address specified by accumulator) and CALA (call subroutine indirect), allow both auxiliary register and auxiliary register pointer (ARP) modification in the seven LSBs of the opcode.
- The SACL (store low accumulator with shift) instruction on the TMS32020 allows shift codes of 0, 1, and 4.
- A multiplication of 8000h × 8000h on the TMS32020 yields the correct result of 40000000h, not C0000000h as on the TMS320C1x.
- The multiply instructions, MPY and MPYK, are not interrupt-protected on the TMS32020, because the capability now exists to restore the P register directly.
- The IN and OUT opcodes now have a 4-bit port address to allow for a total of 16 I/O ports on the TMS32020.
- A TBLW (table write) instruction on the TMS32020 to program memory locations 0 − 7 can be distinguished externally from an OUT instruction to port addresses 0 − 7 via the PS and IS (program and I/O space select) strobes.
- The SUBC (conditional subtract) instruction is a true single-cycle instruction on the TMS32020 and can be used with the repeat instructions, RPT or RPTK. On the TMS320C1x, SUBC cannot be followed immediately by another instruction that uses the accumulator.
- ❑ When you modify the auxiliary registers in the indirect addressing mode on the TMS32020, the auxiliary registers act as 16-bit, rather than 8-bit, counters (that is, wraparound occurs modulo 2<sup>16</sup> instead of modulo 2<sup>8</sup> as on the TMS320C1x). When used with the BANZ (branch on auxiliary register not zero) instruction, the auxiliary registers on the TMS32020 act as 16-bit counters, rather than 9-bit counters as on the TMS320C1x.

## E.2 TMS32020 to TMS320C25 System Migration

This section lists the programming, hardware, and timing differences that should be considered in migrating from the TMS32020 to the TMS320C25.

- Instructions are fully compatible at the object code level. TMS32020 object (memory image) code can be used directly on the TMS320C25 processor.
- Instructions are compatible at the source code level. The NORM instruction that previously had no operands now has an optional operand to define the auxiliary register modification. Any comments on the same line in the source code file will be interpreted as the operand if no other operand is specified. NORM instruction should be modified to specify the default operand, \* +.
- ❑ When zero is loaded into the accumulator and the NORM instruction is executed, the auxiliary register (ARx) on the TMS320C25 is modified, and the TC is set on the first execution. On the TMS32020, the auxiliary register (ARx) is incremented each execution cycle, and the TC is not set.
- Execution cycle timings of instructions have been modified. Most TMS320C25 instructions execute in a single machine cycle. The number of cycles for some multicycle instructions have been changed. Refer to Appendix D for detailed information on instruction cycle timings and note the key timing differences.
- ❑ The IDLE instruction automatically sets the INTM bit in status register ST0 to a zero. This assures that an external interrupt will 'wake up' the processor. The instruction also requires three memory cycles to execute on the TMS320C25 rather than one as on the TMS32020.
- In general, all branch, call, and return instructions that reload the program counter (PC) should be counted as three-cycle instructions when evaluating code execution timings on the TMS320C25.
- When an interrupt occurs, one additional instruction cycle will be present on the TMS320C25 prior to interrupt acknowledge. When the device is released from the hold mode, one additional cycle will precede the first valid memory fetch.
- The store instructions (SACH, SACL, etc.) execute in one less cycle on the TMS320C25 than on the TMS32020 when data is stored to external data memory.
- The MAC and MACD instructions require one extra cycle, going from three to four cycles. The extra cycle is in the instruction read and setup overhead, and repeated execution will be one cycle per execution as on the TMS32020.
- When CFND or CNFP instructions are executed from external memory or internal ROM, the delay for a new memory configuration to become effec-

tive on the TMS320C25 is two instruction fetches (for single-cycle instructions), as compared to one instruction fetch for the TMS32020. Thus, on the TMS320C25, a CNFP instruction must be placed at location 65277 if execution is to continue from the first location in block B0. When execution is from internal RAM on the TMS320C25, however, this delay is one instruction fetch, as on the TMS32020.

- The timer on TMS320C25 counts PRD + 1 CLKOUT1 cycles when clocked by CLKOUT1, while the timer on TMS32020 counts 4 × PRD cycles when clocked by CLKOUT1/4. Therefore, to count an equivalent amount of time on the TMS320C25 using the same input clock frequency, PRD values from the TMS32020 must first be multiplied by four and then decremented by one. If different input clock frequencies are used, this must also be accounted for by multiplying the PRD value for the TMS320C25 (obtained as above) by the ratio of the TMS320C25 input clock frequency to the TMS32020 input clock frequency.
- To simplify device timing descriptions, the internal clock phase reference numbers have been redefined in the TMS320C25. The new clock phase definitions have a bus cycle beginning with quarter-phase 1 (Q1), as opposed to Q3 as in the TMS32020. Note that no changes have been made to any of the device logic; the clock phases have merely been renamed.
- The effect of the SYNC input, although functionally the same on the TMS32020 and TMS320C25, is delayed by two cycles on the TMS320C25 from that of the TMS32020. Accordingly, the exact timings produced with the application of SYNC on the two devices may differ, depending on the clock phase in which SYNC is applied. Due to the two-cycle offset between the clock phase definitions on the two devices (see the previous paragraph) and the two-cycle delay in the effect of SYNC on the TMS320C25, the clock timings produced when the two devices are running in synchronization are identical. That is, a TMS32020 and a TMS320C25 can be operated together in synchronization in a system using the same SYNC input.
- On the TMS320C25, both the timer (TIM) and period (PRD) registers are initialized to 0FFFFh on reset, while on the TMS32020, only the TIM register is initialized.

Several bits (C, HM, and FSM) have been added to status register ST1 on the TMS320C25, as shown below. TMS32020 Status Register ST1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF	тс	SXM	1	1	1	1	1	XF	FO	ТХМ	PN	1

TMS32025 Status Register ST1:

	12					-					-		<u> </u>
ARB	CNF	тс	SXM	С	1	1	НМ	FSM	XF	FO	тхм	P٨	1

The FSM, HM, and C status register bits are initialized by reset and are all set to one when reset occurs. Note that the new bits are assigned polarities in such a way that the values of the corresponding bits on the TMS32020 invoke a TMS32020-like operation on the TMS320C25.

The SXM and PM status register bits that were previously uninitialized on the TMS32020 are now initialized by reset on the TMS320C25. When the TMS320C25 is reset, SXM is set to one, and the PM bits are set to zero.

➡ Four differences between the serial ports on the TMS32020 and TMS320C25 that impact system migration are:

The double-buffering on the TMS320C25 serial port greatly increases the amount of time available for processing serial port interrupts and affects how the FSR and FSX pulse are used. As a result of the double-buffering, both edges of the FSR and FSX pulses are used on the TMS320C25 instead of only the falling edge, as is the case on the TMS32020.

On the TMS32020, the falling edge of the FSX pulse is used to start transmission of the data present in the DXR (transmit register). Likewise, the falling edge of the FSR pulse is used to start reception of data into the DRR (receive register). The limitations on the FSR and FSX pulses are a minimum setup time (20 ns) and a minimum hold time (20 ns). Once serial port operation begins, the receipt or transmission of the register's contents, either 8 or 16 bits, is completed even if the FSR or FSX signals change to a logic high level. A new transfer of data into the DRR or out of the DXR begins only when the next falling edge of the FSR or FSX pulses occurs.

On the TMS320C25, the double-buffering affects the use of the FSR and FSX pins and, consequently, the serial port operation itself. For the transmit operation, the TMS320C25 provides a separate XSR (transmit shift register), necessitating the use of the rising edge of the FSX pulse. Data is transferred from the DXR to the XSR on the first falling CLKX (serial transmit clock) following a rising FSX. At this point, the data is in the XSR and waiting to be shifted out or transmitted. Transmission begins on the first falling CLKX following the falling FSX, and it continues with the subsequent bits in the XSR as long as the FSX signal remains low. If the FSX

signal goes high before the last transmission has completed, the contents of the DXR are transferred to the XSR, and the previous transmission is aborted. Transmission of this new information begins after the FSX signal goes low again.

Similarly for the receive operation, the TMS320C25 has a separate RSR (receive shift register). In this case, the data is transferred from the RSR to the DRR when the last bit has been received. Therefore, if a new transfer is initiated by toggling the FSR pin, the previous reception is aborted, and the contents of RSR are not transferred to DRR.

Consequently, there is one additional limitation on the FSR and FSX pulses on the TMS320C25. FSR and FSX must have a minimum low pulse duration to allow the complete transfer of all 8 or 16 bits of data into and out of RSR and XSR, respectively.


On the TMS320C25, unlike the TMS32020, loading the DXR does not interfere with transmission. There is no restriction on when the DXR can be loaded when using external FSX. Correspondingly, DRR may be read at any time during the reception of the current data, extending the time allowed to respond to the receive interrupt and to read the previous word of data.

The fully static operation of the TMS320C25 effectively places no lower limit on serial port clock frequency.

Serial port interrupts are generated half of a CLKR or CLKX cycle later on the TMS320C25 than they are on the TMS32020. Specifically, on the TMS32020, RINT and XINT are generated on the falling edge of CLKR or CLKX, respectively, during transfer of the last bit. On the TMS320C25, RINT and XINT are generated on the rising edge of CLKR or CLKX after the last bit has been transferred. This should not be critical for TMS32020 programs running on the TMS320C25, because double-buffering of the serial port on the TMS320C25 allows more time for processing of serial port interrupts. Some modification of TMS32020 programs may, however, be required in order to take advantage of the double-buffering, depending on how serial port interrupt servicing is implemented.

The DRR behaves differently when operating the TMS320C25 serial port in byte mode than it does on the TMS32020. On the TMS32020, the contents of the most significant byte of DRR remain unchanged, once byte mode is initiated by executing a FORT instruction. On the TMS320C25, however, each time a new byte is received, the previous contents of the least-significant byte of DRR are transferred to the most significant byte of DRR. Figure C–1 illustrates the behavior of DRR on both the TMS320C25 and the TMS320C25 processors.

## Figure E–1. Serial Port System Migration



## Appendix F

# Instruction Cycle Timings

This appendix details the instruction cycle timings for the TMS32020 and TMS320C25 processors. Instructions for each device are first listed in a table according to cycle classification. Then each class of instructions is listed in another table(s), showing the number of cycles required for a TMS320C2x instruction to execute in a given memory configuration singly or in repeat mode. The column headings in the tables indicate the program source location (PI, PE, or PR) and data destination or source (DI or DE), defined as follows:

- **PI** The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- **DI** The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

- p Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T<sub>ac</sub> is the TMS320C2x access time, in nanoseconds, (maximum) required by for an external memory access with no wait states. T<sub>mem</sub> is the memory access time, and T<sub>p</sub> is the clock period (4/crystal frequency).
  - p = 0; If  $T_{mem} \le T_{ac}$
  - p = 1; If  $T_{ac} < T_{mem} \le (T_p + T_{ac})$
  - p = 2; If  $(T_p + T_{ac}) < T_{mem} \le (T_p \times 2 + T_{ac})$
  - p = k; If  $[T_p \times (k 1) + T_{ac}] < T_{mem} \le (T_p \times k + T_{ac})$
- d Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.
- i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

Other abbreviations used in the tables and their meanings are as follows:

- br Branch from ...
- int Internal program memory.
- **INT** Interrupt.
- **ext** External program memory.
- **n** The number of times an instruction is executed when using the RPT or RPTK instruction.

## F.1 TMS32020 Instruction Cycle Timings

Table F–1 lists the TMS32020 instructions according to cycle classification.

Table F-1. TMS32020 Instructions by Cycle Class

CLASS					11	STRUC	TION	······		
l	ADD LAR MPY XOR	ADDH LDP OR ZALH	ADDS LPH RPT ZALS	ADDT LST SQRA (RPT no	AND LST1 SQRS t repeatab	BIT LT SUB ble)	BITT LTA SUBC	DMOV LTD SUBH	LAC LTP SUBS	LACT LTS SUBT
	SACH	SACL	SAR	SST	SST1					
111	ABS LARK RPTK STXM (LACK,	APAC LARP RSXM SXF LARK, L	CMPL LDPK RTXM ZAC DPK, MP	CMPR MAR RXF YK, RPTK	CNFD MPYK SFL , SPM, Z	CNFP NEG SFR AC not re	DINT NOP SOVM peatable)	EINT NORM SPAC	FORT PAC SPM	LACK ROVM SSXM
IV	ADLK	ANDK	LALK	LRLK	ORK	SBLK	XORK	(all not i	epeatab	ole)
V	MAC	MACD								
VI	B BNZ	BANZ BV	BBNZ BZ	BBZ CALL	BGEZ (all not i	BGZ repeatabl	BIOZ e)	BLEZ	BLZ	BNV
VII		CALA , CALA, F	POP RET, TRA	PUSH P not repe	RET eatable)	TRAP				
VIII	IN	OUT								
IX	TBLR	TBLW								
×	BLKD									•
XI	BLKP									
XII	POPD	PSHD								
XIII	IDLE (r	not repea	table)							

## Table F-2. TMS32020 Instruction Cycle Timings

Table F–2 shows the number of cycles required for a given TMS32020 instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode, respectively.

Class	When Not In Repeat Mode				When In Repeat Mode				
	PI/DI	PI/DE	PE/DI	PE/DE	PI/DI	PI/DE	PE/DI	PE/DE	
1	1	2+d	1+p	2+d+p	n	2n+nd	n+p	2n+nd+p	
11	1	2+d	1+p	3+d+p	n	2n+nd	n+p	3n+nd+p	
- 11	1	1	1+p	1+p	n	n	n+p	n+p	
IV	2	2	2+2p	2+2p		not rep	peatable		
v	3	N/A	3+2p	N/A	2+n	N/A	2+n+2p	N/A	
VI	2(br int-to-int) 2+p(int-to-ext) 2+p(ext-to-int) 2+2p(ext-to-ext)					peatable peatable			
VII	2	2	2+p	2+p	2n	2n	2n+p	2n+p	
VIII	1+i	2+d+i	2+p+i	3+d+p+i	n+ni	2n+nd+ni	2n+p+ni	3n+nd+p +ni	
IX	Tal	ble in internal	internal program memory: Table in internal program memo				program memory:		
	3	3+d	3+p	3+d+p	2+n	2+n+nd	2+n+p	2+n+nd+p	
	Tab	ole in external	program men	nory:	Table in external program memory:				
	3+р	4+d+p	3+2p	4+d+2p	2+n+np	2+2n+nd +np	2+n+np+p	2+2n+nd +np+p	
Х		Data sourc	ce internal:†		Data source internal:†				
	3	3+d	3+2p	3+d+2p	2+n	2+n+nd	2+n+2p	2+n+nd +2p	
(		Data sourc	e external:†			Data source	ce external:†		
	3+d	4+2d	3+d+2p	4+2d+2p	2+n+nd	2+2n+2nd	2+n+nd +2p	2+2n+2nd +2p	
XI		Program sou	urce internal:	-		Program so	urce internal†		
	3	3+d	3+2p	3+d+2p	2+n	2+n+nd	2+n+2p	2+n+nd +2p	
	Program source external:†				Program source external:†				
	3+р	4+d+p	3+3р	4+d+3p	2+n+np	2+2n+nd +np	2+n+np +2p	2+2n+nd +np+2p	
XII	2	2+d	2+p	2+d+p	2n	2n+nd	2n+p	2n+nd+p	
XIII	1 (minimum 1+p (minimum waits for INT) waits for INT)				not rej	peatable			

† Column headings DI/DE refer to data destination.

## F.2 TMS320C25 Instruction Cycle Timings

Table F–3 lists the TMS320C25 instructions according to cycle classification. Table F–4 and Table F–5 show the number of cycles required for a given TMS320C25 instruction to execute in a given memory configuration when executed as a single instruction or in the repeat mode, respectively.

CLASS				1	NSTRUC	TION			
1	ADD ADI LACT LPH MPYU PSH SUBS SUB	I LT ID OR	ADDS LTA RPT ZALH	ADDT LTD SQRA ZALR	AND LTP SQRS ZALS	BIT LTS SUB (RPT n	BITT MPY SUBB ot repeat	DMOV MPYA SUBC table)	LAC MPYS SUBH
	LAR LDF	P LST	LST1						
HI	POPD SAG	CH SACL	SAR	SPH	SPL	SST	SST1		
IV	ABS ADI FORT LAC PAC POI RSXM RTC SOVM SPA (ADDK, ADI	CK LARK P PUSH C RTXM AC SPM	APAC LARP RC RXF SSXM ARK, LDPK	CMPL LDPK RFSM SBRK STC K, MPYK,	CMPR MAR RHM SC STXM RPTK, SI	CNFD MPYK ROL SFL SUBK BRK, SP	CNFP NEG ROR SFR SXF M, SUBP	DINT NOP ROVM SFSM ZAC (, and ZA	EINT NORM RPTK SHM C not repeatable)
V	ADLK AN	DK LALK	LRLK	ORK	SBLK	XORK	(all not	repeatab	le)
VI	MAC MA	CD							
Vi	B BAI BNC BN'		BBZ BV	BC BZ	BGEZ CALL	BGZ (all not	BIOZ repeatat	BLEZ ble)	BLZ
VIII	BACC CA	LA RET	TRAP	(all not i	repeatabl	e)			
IX	IN								
X	OUT								
XI	TBLR								
XII	TBLW (table in ROM not applicable)								
×111	BLKD								
XIV	BLKP								· · · · · · · · · · · · · · · · · · ·
XV	IDLE (not re	peatable)		-					

Table F-3. TMS320C25 Instructions by Cycle Class

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
I	1	2+d	1+p	2+d+p	1	2+d			
	1	2+d	1+p	2+d+p	1	2+d			
111	1	1+d	1+p	2+d+p	- 1	1+d			
IV	1	1	1+p	1+p	1	1			
v	2	2	2+2p	2+2p	2	2			
VI	Table in on-chip RAM:								
	3	4+d	4+2p	5+d+2p	4	5+d			
	Table in on-chip				_				
	4 Table is automa	5+d	4+2p	5+d+2p	4	5+d			
	Table in externa	•	4.00	E d On	4.0	Eidin			
. //I	4+p	5+d+p	4+3p	5+d+3p	4+p	5+d+p			
VII	True Conditions Destination of	: on-chip RAM:							
	2	2	2+2p	2+2p	2	2			
		on-chip ROM:							
	3	3	3+2p	3+2p	3	3			
		external memory:	0.0-	0.0	0	•			
	3+p	3+p	3+3p	3+3р	3+p	3+p			
	False Condition: Destination anywhere:								
	2	2	2+2p	2+2p	2	2			
VIII	Destination on-c	hin BAM:	,,,						
	2	2	2+p	2+p	2	2			
	Destination on-c	hip ROM:							
	3	3	3+p	3+p	3	3			
	Destination external memory:								
	3+p	3+p	3+2p	3+2p	3+p	3+p			
IX	2+i	2+d+i	2+p+i	3+d+p+i	2+ i	2+d+i			
Х	1+i	2+d+i	2+p+i	3+d+p+i	-1+i	2+d+i			
XI	Table in on-chip RAM:								
	2	2+ d	3+p	3+d+p	3	3+d			
	Table in on-chip ROM:								
	3	3+d	4+p	4+d+p	4	4+d			
	Table in external	-							
	3+p	3+d+p	4+2p	4+d+2p	4+p	4+d+p			
XII	Table in on-chip								
	2	3+d	3+p	4+d+p	3	4+d			
	Table in on-chip ROM:								
	not applicable								
	Table in external	memory:							
	2+p	3+d+p	3+2p	4+d+2p	3+p	4+d+p			

Table F-4. Cycle Timings for Cycle Classes When Not in Repeat Mode

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE		
XIII	Source data in o	on-chip RAM:		······································				
	3	3+d	3+2p	3+d+2p	3	3+d		
	Source data in e	external memory:						
	4+d	4+2d	4+d+2p	4+2d+2p	4+d	4+2d		
XIV	Table in on-chip	RAM:						
	3	3+d	4+2p	4+d+2p	4	4+d		
	Table in on-chip	Table in on-chip ROM:						
	4	4+d	4+2p	4+d+2p	4	4+d		
	Table in external memory:							
	4+p	4+d+p	4+3p	4+d+3p	4+p	4+d+p		
XV			3 (minimum (Interrupt) destinat	ation on-chip ROM waits for INT) tion external memory m waits for INT)	y			

Table F4.	Cycle Timinas for C	ycle Classes When Not in Re	peat Mode (Concluded)

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE			
1	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd			
11	n	2n+nd	n+p	2n+nd+p	n	2n+nd			
111	n	n+nd	n+p	1+n+nd+p	n	n+nd			
IV	n	n	n+p	n+p	n	n			
V	not repeatable								
VI	Table in on-chip RAM:								
	2+n	2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd			
	Table in on-chip ROM:								
	3+n	3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd			
	Table in externa	•	2 . n . nn . 2n	3+2n+nd+np	2.0.00	2. On indian			
	3+n+np	3+2n+nd+np	3+n+np+2p	+2p	3+n+np	3+2n+nd+np			
VII			not rep	peatable		<u></u>			
VIII			not rep	peatable					
IX	1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	1+n+ni	2n+nd+ni			
х	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p +ni	n+ni	2n+nd+ni			
XI	Table in on-chip RAM:								
	1 + n	1 + n + nd	2+n+p	2+n+nd+p	2+n	2+n+nd			
	Table in on-chip								
	2+n	2+n+nd	3+n+p	3+n+nd+p	3+n	3+n+nd			
	Table in externa	•	0	0.00.000	0	0.00.00			
. ]	2+n+np	1+2n+nd+np	3+n+np+p	2+2n+nd+np +p	3+n+np	2+2n+nd+np			
XII	Table in on-chip RAM:								
	1+n	2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd			
	Table in on-chip	ROM:	·						
	not applicable								
	Table in externa	•							
	1+n+np	1+2n+nd+np	2+n+np+p	2+2n+nd+np+p	2+n+np	2+2n+nd+np			
XIII	Source data in o	•			_				
	2+n	2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd			
	Source data in e 3+n+nd	external memory: 2+2n+2nd	3+n+nd+2p	2+2n+2nd	3+n+nd	2+2n+2nd			
	3+11+11u	2+211+2110	3+11+110+2p	+2p	3+11+11u	2+211+211u			
XIV	Table in on-chip	RAM:		· · · · · · · · · · · · · · · · · · ·					
	2+n	2+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd			
	Table in on-chip	ROM:							
	3+n	3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd			
	Table in externa	•	<b>.</b> -		-				
	3+n+np	2+2n+nd+np	3+n+np+2p	2+2n+nd+np +2p	3+n+np	2+2n+nd+np			
XV			not rep	eatable					

Table F–5. Cycle Timings for Cycle Classes When in Repeat Mode

Instruction Cycle Timing

### **Appendix G**

## TMS320E25 EPROM Programming

This appendix describes the TMS320E25 EPROM cell, which is featured in the *TMS320 Second-Generation Digital Signal Processors* data sheet. The TMS320E25 incorporates a  $4K \times 16$ -bit EPROM, which is implemented from a standard EPROM cell. This expands the capabilities of the TMS320E25 in the areas of prototyping, early field testing, and production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data.

Key features of the EPROM cell include standard programming techniques with verification capability of all bits. The EPROM cell features an internal mechanism for security purposes. This prevents all proprietary data from being read and, thereby, protects privileged information against possible copyright violations. The mechanism also prevents the EPROM contents from being read. An adapter socket (part number TMDX3270120) provides the 68-pin to 28-pin conversion that is necessary when programming the TMS320E25; refer to the data sheet in Appendix A.

This appendix describes erasure, programming and verification, and EPROM protection and verification. The major topics are as follows:

Sect	lions	Page
G.1	Programming and Verification	G-2
G.2	EPROM Protection and Verification	G-10

### G.1 Programming and Verification

The TMS320E25 EPROM cell is similar to the TMS27C64 8K × 8-bit EPROM. Their memories can be erased by using an ultraviolet light source and electrically programmed by using the same family and device codes. The TMS320E25, like the TMS27C64, requires a 5-V supply for reading and a 12.5-V supply for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be systematically or randomly programmed as a singular or blocked address. Unlike some EPROM cells that may require the high byte before the low byte, each byte of data must be separately loaded into the TMS320E25 EPROM cell with the low byte preceding the high byte when you are programming in a block format (see Figure G–1). To avoid memorization of the proper order, an inverter is placed in the circuit of Figure G-2 and performs the necessary byte reversal for the TMS320E25. The manufacturing process is largely responsible for the dissimilarity of the EPROMs. Due to HVCMOS technology, the TMS27C64 has a read-only memory; the memory of the TMS320E25 has both reading and writing capabilities. The TMS27C64 is pin-to-pin compatible with all 28-pin ROMs and EPROMs.

The TMS320E25 uses thirteen address lines to address its 4K-word memory in a byte format (8K-byte memory). In word format, the most significant byte of each word is assigned an odd address while the least significant byte is assigned an even address in the byte format. When program the TMS320E25, information is downloaded into the EPROM programmer memory in a high- to low-byte order (see Figure G–1) with the inverter providing the proper low- to high-byte input for the TMS320E25.







Figure G–1. EPROM Programming Data Format

Figure G–2 shows the wiring diagram when the TMS320E25 is programmed with the TMS27C64 in its 28-pin output form. The illustration furnishes a table for each pin nomenclature on the TMS27C64 with a description of that pin. Programming the code into the device should be done in the serial mode.

Although acceptable by some EPROM programmers, the signature mode *cannot* be used on any TMS320C25 device. The signature mode will input a high-level voltage (12.5 Vdc) onto pin A9. Since the TMS320E25 EPROM cell is not designed for high voltage, the cell will be damaged. To prevent an accidental application of voltage, Texas Instruments has inserted a 3.9 k $\Omega$  resistor between A9 of the TI programmer socket and the programmer itself.







Signals	I/O	Definition
A12(MSB)-A0 (LSB)		On-chip EPROM programming address lines
CLKIN	1	Clock oscillator input
Ē		EPROM chip select
EPT G		EPROM test mode select
G	1	EPROM read/verify select
GND	1	Ground
PGM		EPROM write/program select
Q8(MSB)-Q1(LSB) RS	I/O	Data lines for byte-wide programming of on-chip 8K bytes of EPROM
RS		Reset for initializing the device
Vcc		5-V power supply
VPP	1	12.5-V power supply

Table G–1 shows the programming levels that are required when programming, verifying, and reading the EPROM cell. Following the table, individual paragraphs describe the function of each programming level.

Table G-1.	TMS320E25	Programming	Mode Levels

Signal Name <sup>†</sup>	TMS320E25 Pin	TMS27C64 Pin	Program	Program Verify	Read	EPROM Protect	Protect Verify
Ē	22	20	VIL	VIL	VIL	VIH	VIL
G	42	22	VIH	PULSE	PULSE	VIH	VIL
PGM	41	27	PULSE	VIH	VIH	VIH	VIH
VPP	25	1	VPP	VPP	Vcc	Vpp	V <sub>CC</sub> + 1
Vcc	61,35	28	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1	Vcc	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1
V <sub>SS</sub>	27,44,10	14	V <sub>SS</sub>	VSS	VSS	VSS	VSS
CLKIN	52	14	V <sub>SS</sub>	VSS	VSS	V <sub>SS</sub>	VSS
RS	65	14	V <sub>SS</sub>	VSS	V <sub>SS</sub>	VSS	VSS
EPT	24	26	V <sub>SS</sub>	VSS	VSS	VPP	VPP
Q8–Q1	11–18	19–15,13–11	D <sub>IN</sub>	QOUT	QOUT	Q8=PULSE	Q <sub>8</sub> =RBIT
A12-A7	40–36,34	2,23,21, 24,25,3	ADDR	ADDR	ADDR	х	x
A6	33	4	ADDR	ADDR	ADDR	х	VIL
A5	32	5	ADDR	ADDR	ADDR	x	X
A4	31	6	ADDR	ADDR	ADDR	VIH	X
A3–A0	30–28,26	7–10	ADDR	ADDR	ADDR	x	X

LEGEND:

t =TMS320E25 EPROM programming mode produces these TMS27C64 signals.  $V_{IH} = TTL$  high level  $V_{IL} = TTL$  low level ADDR = byte address bit  $V_{PP} = 12.5 \pm 0.25 V$  (FAST) or  $13 \pm 0.25 V$  (SNAP!)  $V_{CC} = 5 \pm 0.25 V$   $V_{CC} + 1 = 6 \pm 0.25 V$  (FAST) or  $6.5 V \pm 0.25 V$  (SNAP!) X = don't care PULSE = low-going TTL pulse  $D_{IN} = byte to be programmed at ADDR$  $<math>Q_{OUT} = byte stored at ADDR$ 

### G.1.1 Erasure

Before programming, the memory must be erased by exposing high-intensity ultraviolet light (wavelength = 2537 angstroms) into the chip through its transparent lid. Note that normal ambient light contains the correct wavelength for erasure. Therefore, the window should be covered with an opaque label after programming the TMS320E25. The recommended minimum exposure dose (UV intensity × exposure time) is 15 watt-seconds per square centimeter. If located about 2.5 centimeters above the transparent lid, a typical filterless UV lamp with a 12-milliwatt-per-square-centimeter output will erase the memory in 21 minutes. After the memory is erased, all bits are in a high state.

### G.1.2 FAST Programming

After erasure, all memory bits in the cell are a logic one. Logic zeros *must* now be programmed into their desired location. The FAST programming algorithm, shown in Figure G–3, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) from pins D7–D0 of the TMS320E25 to pins Q8–Q1 of the TMS27C64. Once addresses and data are stable, PGM is pulsed. The programming mode is achieved when V<sub>PP</sub> = 12.5 V, PGM = V<sub>IL</sub>, V<sub>CC</sub> = 6.0 V, G = V<sub>IH</sub>, and  $\vec{E} = V_{IL}$ . More than one TMS320E25 can be programmed if these devices are connected in parallel with each other. Locations can be programmed in any order.

FAST programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 25 times. The final programming pulse is  $3 \times$  times the number of prime programming pulses applied. This sequence of programming and verifying is performed at V<sub>CC</sub> = 6.0 V, and V<sub>PP</sub> = 12.5 V. When the full FAST programming routine has been completed, all bits are verified with V<sub>CC</sub> = V<sub>PP</sub> = 5 V.

### G.1.3 SNAP! Pulse Programming


The EPROM can be programmed by using the TI SNAP! pulse programming algorithm; as illustrated in the flowchart of Figure G–4, programming time is greatly reduced to a nominal duration of one second. Actual programming time varies as a function of the programmer that is being used. Data is presented in parallel (eight bits) on pins Q8 through Q1. Once addresses and data are stable, PGM is pulsed.


The SNAP! pulse programming algorithm uses pulses of 100 microseconds, followed by a byte verification to determine if the addressed byte has been successfully programmed. Up to ten 100-microsecond pulses per byte are verified before a failure is recognized.


The programming mode is achieved when  $V_{PP} = 13.0$  V,  $V_{CC} = 6.5$  V, V and  $\overline{G} = V_{IH}$ , and  $\overline{E} = V_{IL}$ . More than one TMS320E25 can be programmed by connecting the devices in parallel with each other. Locations may be programmed in any order. When the SNAP! pulse programming routine has been completed, all bits are verified with  $V_{CC} = V_{PP} = 5$  V.


### G.1.4 Program Verify


Programmed bits may be verified with  $V_{PP} = 12.5 \text{ V}$  when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ . Figure G–5 shows the timing of the program and verification operations for both FAST and SNAP! pulse programming.











### Figure G–5. Programming Timing

### G.1.5 Program Inhibit

Programming can be inhibited by maintaining a high-level input on the  $\overline{\overline{E}}$  pin or  $\overline{PGM}$  pin.

### G.1.6 Read

The EPROM contents can be read outside of the programming cycle if the RBIT (ROM protect bit) has not been programmed. The read mode is accomplished by setting  $\overline{E}$  to zero and pulsing G low. The contents of the EPROM location, selected by the value on the address inputs, appear on D7–D0.

### G.1.7 Output Disable

During the EPROM programming process, the EPROM data outputs can be disabled, if desired, by setting the output disable mode. Depending upon the application, the output disable mode can be selected by setting either the G or the  $\overline{E}$  pin on the TMS320E25 high. The selection of the pin determines the duration for which the outputs, pins Q8–Q1, of the TMS320E25 are in the high-impedance state. During this mode, pins D7–D0 on the TMS320E25 are in the high-impedance state.

### G.2 EPROM Protection and Verification

This section describes the code protection feature of the EPROM cell; an internal mechanism protects the customer's code from being illegally copyrighted by its competitors. Table G–2 shows the programming levels required for protecting the EPROM contents and verifying that protection. Following the table, individual paragraphs describe the function of the protect and verify modes.

SIGNAL <sup>†</sup>	TMS320E25 PIN	TMS27C64 PIN	EPROM PROTECT	PROTECT VERIFY
Ē	22	20	VIH	VIL
Ğ	42	22	VIH	VIL
PGM	41	27	VIH	VIH
VPP	25	1	VPP	V <sub>CC</sub> + 1
Vcc	61,35	28	V <sub>CC</sub> + 1	V <sub>CC</sub> + 1
V <sub>SS</sub>	27,44,10	14	V <sub>SS</sub>	V <sub>SS</sub>
CLKIN	52	14	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	Vpp	VPP
Q8–Q1	11–18	9–15,13–11	Q8=PULSE	Q8=RBIT
A12-A10	4038	2,23,21	X	X
A9–A7	37,36,34	24,25,3	X	X
A6	33	4	X	VIL
A5	32	5	X	X
A4	31	6	VIH	X
A3-A0	30-28,26	7–10	x	Х

Table G-2. TMS320E25 EPROM Protect and Protect Verify Mode Levels

LEGEND:

† = Signal names are in accordance with TMS27C64.

 $V_{IH} = TTL$  high level;  $V_{IL} =$  low-level TTL;  $V_{CC} = 5 \pm 0.25$  V;  $V_{PP} = 12.5 \pm 0.25$  V (FAST); or 13  $\pm 0.25$  V (SNAP!);  $V_{CC} + 1 = 6 \pm 0.25$  V (FAST) or 6.5  $\pm 0.25$  V (SNAP!);


X = don't care; PULSE = low-going TTL level pulse; RBIT = ROM protect bit

### G.2.1 EPROM Protection

The EPROM protection mechanism is used to prevent an intentional or accidental reading of the memory contents; this guarantees security of all proprietary algorithms. This special feature is implemented by a unique EPROM cell called the RBIT (ROM protect bit) cell. Once the contents are programmed into the EPROM, the RBIT can be programmed, this prevents access to the EPROM contents and disables the microprocessor mode. Once programmed, the RBIT can be disabled only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of all proprietary algorithms. Programming of the RBIT is accomplished by the EPROM protection cycle, which consists of setting the  $\overline{E}, \overline{G}, \overline{PGM}$ , and A4 pins to a high level, applying 12.5 ± 0.25V

to both  $V_{PP}$  and EPT, and pulsing the Q8 pin to a low-level. The complete sequence of operations for programming the RBIT is shown in the flowchart of Figure G–6. The required setups in the figure are detailed in Table G–2.





### G.2.2 Protect Verify

Following the EPROM protect mode, the protect verify mode reviews and verifies the programming of the RBIT (see Figure G–6) for accuracy. When using this mode, D7 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protection and verification timings are shown in Figure G–7.




Figure G–7. EPROM Protection Timing

† 12.5 V = Vpp and 6.0 V = V<sub>CC</sub> for FAST Programming; for SNAP! Programming, 13.0 V = Vpp and 6.5 V = V<sub>CC</sub>.

### Appendix H

## Memories, Analog Converters, Sockets, and Crystals

This appendix provides product information regarding memories, analog converters, and sockets, which are manufactured by Texas Instruments and are compatible with the TMS320C2x. Information is also given regarding crystal frequencies, specifications, and vendors.

The contents of the major areas in this appendix are listed below.

#### Sections

Seci	tions	Page
H.1	TI Memories and Analog Converters	H-2
H.2	TI Sockets	H-3
H.3	Crystals	H-4

### H.1 Memories and Analog Converters

This section provides product information for EPROM memories, codecs, analog interface circuits, and A/D and D/A converters.

All of these devices can be interfaced with TMS320C2x processors (see Chapter 6 for hardware interface designs). Refer to *Digital Signal Processing Applications with the TMS320* Family for additional information on interfaces using memories and analog conversion devices.

The following paragraphs give the name of each device and where the data sheet for that device is located in order to obtain further specification information if desired.

Data sheets for EPROM memories are located in the *MOS Memory Data Book* (literature number SMYD008).

TMS27C64 TMS27C128 TMS27C256 TMS27C512

Another EPROM memory, TMS27C291/292, is described in a data sheet ((literature number SMLS291A).

The TCM29C13/14/16/17 codecs and filters are described in the data sheet beginning on page 2–111 of the *Telecommunications Circuits Data Book* (literature number SCT001). An analog interface for the DSP using a codec and filter is provided by the TCM29C18/19 data sheet (literature number SCT021).

The data sheet for the TLC32040 analog interface circuit is provided in the *Interface Circuits Data Book* (literature number SLYD002).

In the same book are data sheets for A/D and D/A converters. The names of the devices are as follows:

TLC0820 TLC1205/1225 TLC7524

### H.2 Sockets

The sockets produced by Texas Instruments are designed for high-density packaging needs. As described in the following pages, the production sockets and burn-in/test sockets for PGA, PLCC, and CER-QUAD packages are compatible with the TMS320C2x devices.

For additional information about TI sockets, contact the nearest TI sales office or:

Texas Instruments Incorporated Connector Systems Dept, M/S 14–3 Attleboro, MA 02703 (617) 699–5242/5269 Telex: 92–7708

### H.3 Crystals

This section lists the commonly used crystal frequencies, crystal specification requirements, and the names of suitable vendors.

Table H–1 lists the commonly used crystal frequencies and the devices with which they can be used.

Table H–1. Commonly Used Crystal Frequencies


Device	Frequency
TMS32020	18.432 MHz 20 MHz 20.48 MHz 25.6 MHz
TMS320C25	40.96 MHz

When connected across X1 and X2/CLKIN of the TMS320 processor, a crystal enables the internal oscillator; see Figure F–1. The frequency of CLKOUT is one-fourth the crystal fundamental frequency. Crystal specification requirements are listed below.

Load capacitance = 20 pF Series resistance = 30 ohm Power dissipation = 1 mW

Parallel resonant crystals of 20 MHz and below use fundamental mode. 25-MHz operation may require a third-overtone crystal. 40-MHz operation requires a third-overtone crystal.

#### Figure H–1. Crystal Connection



The TMS320C25 operating at 40.96 MHz requires a parallel-resonant third-overtone oscillator (see subsection 6.1.2 for a detailed description of this oscillator design). If a packed clock oscillator is used, oscillator design is of no concern. Vendors of crystals suitable for use with TMS320 devices are listed below.

RXD, Inc. Norfolk, NB (800) 228–8108

N.E.L. Frequency Controls, Inc. Burlington, WI (414) 763–3591

CTS Knight, Inc. Contact the local distributor.

Memories, Analog Converters, Sockets, and Crystals

# Appendix I ROM Codes

The size of a printed circuit board must be considered in many DSP applications. To fully utilize the board space, Texas Instruments offers two options that reduce the chip count and provide a single-chip solution to its customers. These options incorporate 4K words of on-chip program from either a mask programmable ROM or an EPROM. This allows the customer to use a codecustomized processor for a specific application while taking advantage of the following:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB


If used often, the routine or entire algorithm can be programmed into the onchip ROM of a TMS320 DSP. TMS320 programs can also be expanded by using external memory; this reduces chip count and allows for a more flexible program memory. Multiple functions are easily implemented by a single device, thus enhancing system capabilities.

TMS320 Development Tools are used to develop, test, refine, and finalize the algorithms. The microprocessor/microcomputer (MP/MC) mode is available on all ROM-coded TMS320 DSP devices when accessing either on-chip or off-chip memory is required. The microprocessor mode is used to develop, test, and refine a system application. In this mode of operation, the TMS320 acts as a standard microprocessor by using external program memory. When the algorithm has been finalized, the designer may submit the code to Texas Instruments for masking into the on-chip program ROM. At that time, the TMS320 becomes a microcomputer that executes customized programs out of the on-chip ROM. Should the code need changing or upgrading, the TMS320 may once again be used in the microprocessor mode. This shortens the field upgrade time and avoids the possibility of inventory obsolescence.

Figure I–1 illustrates the procedural flow for TMS320 masked parts. When ordering, there is a one-time/nonrefundable charge for mask-tooling. A minimum production order per year is required for any masked-ROM device. ROM codes will be deleted from the TI system one year after the last delivery.

A digital signal processor with the EPROM option is the solution for low-volume production orders. The EPROM option allows for form-factor emulation. Field upgrades and changes are possible with the EPROM option.

### Figure I-1. TMS320 ROM Code Flowchart



A TMS320 ROM code may be submitted in one of the following formats (the preferred media is 5 1/4-in floppies):

5 1/4-in Floppy:	TI-tagged or COFF format from cross-assembler
EPROM (TMS320):	TMS320E14, TMS320E15, TMS320E17, TMS320E25
EPROM (others):	TMS27C64
PROM:	TBP28S166, TBP28S86
Modem (BBS):	TI-tagged or COFF format from cross-assembler

When a code is submitted to Texas Instruments for masking, the code is reformatted to accommodate the TI mask generation system. System-level verification by the customer is therefore necessary. Although the code has been reformatted, it is important that the changes remain transparent to the user and do not affect the execution of the algorithm. The formatting changes involve the removal of address relocation information (the code address begins at the base address of the ROM in the TMS320 device and progresses without gaps to the last address of the ROM on the TMS320 device) and the addition of data in the reserved locations of the ROM for device ROM test. Note that because these changes have been made, a checksum comparison is not a valid means of verification.

With each masked device order, the customer must sign a disclaimer stating:

"The units to be shipped against this order were assembled, for expediency purposes, on a prototype (that is, non-production qualified) manufacturing line, the reliability of which is not fully characterized. Therefore, the anticipated inherent reliability of these prototype units cannot be expressly defined."

and a release stating:

"Any masked ROM device may be resymbolized as TI standard product and resold as though it were an unprogrammed version of the device at the convenience of Texas Instruments."

Contact the nearest TI Field Sales Office for more information on procedures, leadtimes, and cost.



### **Appendix J**

## **Quality and Reliability**

The quality and reliability performance of Texas Instruments Microprocessor and Microcontroller Products, which include the five generations of TMS320 digital signal processors, relies on feedback from:

- Our customers
- Our total manufacturing operation from front-end wafer fabrication to final shipping inspection
- Product quality and reliability monitoring.

Our customer's perception of quality must be the governing criterion for judging performance. This concept is the basis for Texas Instruments Corporate Quality Policy, which is as follows:

"For every product or service we offer, we shall define the requirements that solve the customer's problems, and we shall conform to those requirements without exception."

Texas Instruments offers a leadership reliability qualification system, based on years of experience with leading-edge memory technology as well as years of research in customer requirements. Quality and reliability programs at TI are therefore based on customer input and internal information to achieve constant improvement in quality and reliability.

#### Note:

Texas Instruments reserves the right to make changes in MOS semiconductor test limits, procedures, or processing without notice. Unless prior arrangements for notification have been made, TI advises all customers to reverify current test and manufacturing conditions prior to relying on published data.

### J.1 Reliability Stress Tests

Accelerated stress tests are performed on new semiconductor products and process changes to ensure product reliability excellence. The typical test environments used to qualify new products or major changes in processing are:

- High-temperature operating life
- Storage life
- Temperature cycling
- Biased humidity
- Autoclave
- Electrostatic discharge
- Package integrity
- Electromigration
- Ghannel-hot electrons (performed on geometries less than 2.0μm).

Typical events or changes that require internal requalification of product include:

- New die design, shrink, or layout
- Wafer process (baseline/control systems, flow, mask, chemicals, gases, dopants, passivation, or metal systems)
- Packaging assembly (baseline control systems or critical assembly equipment)
- Piece parts (such as lead frame, mold compound, mount material, bond wire, or lead finish)
- Manufacturing site.

TI reliability control systems extend beyond qualification. Total reliability controls and management include a product reliability monitor and final product release controls. MOS memories, utilizing high-density active elements, serve as leading indicators in wafer-process integrity at TI MOS fabrication sites, enhancing all MOS logic device yields and reliability. Thousands of logic devices per month are randomly tested to ensure product reliability and excellence.

Table J–2 lists the microprocessor and microcontroller reliability tests, the duration of the test, and sample size. The following terms define or describe these tests:

### AOQ (Average Outgoing Quality)

Amount of defective product in a population, usually expressed in terms of parts per million (PPM). **FIT (Failure in Time)** Estimated field failure rate in number of failures per billion power-on device hours; 1000 FIT = 0.1% failure per 1000 device hours.

**Operating lifetest** Device dynamically exercised at a high ambient temperature (usually 125°C) to simulate field usage that would expose the device to a much lower ambient temperature (such as 55°C). Using a derived high temperature, a 55° C ambient failure rate can be calculated.

#### **High-temperature storage**

Device exposed to 150°C unbiased condition. Bond integrity is stressed in this environment.

**Biased humidity** Moisture and bias used to accelerate corrosiontype failures in plastic packages. Conditions must include 85°C ambient temperature with an 85% relative humidity (RH). Typical bias voltage is +5V and ground on alternating pins.

#### Autoclave (pressure cooker)

Thermal shock

PIND

Plastic-packaged devices exposed to moisture at 121° C using a pressure of one atmosphere above normal pressure. The pressure forces moisture permeation of the package and accelerates corrosion mechanisms (if present) on the device. External package contaminants can also be activated and caused to generate inter-pin current leakage paths.

Temperature cycleDevice exposed to severe temperature extremes<br/>in an alternating fashion (-65°C for 15 minutes and<br/>150°C for 15 minutes per cycle) for at least 1000<br/>cycles. Package strength, bond quality, and con-<br/>sistency of assembly process are stressed in this<br/>environment.

Test similar to the temperature cycle test, but involving a liquid-to-liquid transfer, per MIL-STD-883C, Method 1011.

Particle Impact Noise Detection test. A nondestructive test to detect loose particles inside a device cavity.

#### Mechanical Sequence:

Fine and gross leak Mechanical shock

PIND (optional) Vibration, variable frequency

Constant acceleration

Fine and gross leak Electrical test

### Thermal Sequence:

Fine and gross leak Solder heat (optional) Temperature cycle (10 cycles minimum) Thermal shock (10 cycles minimum) Moisture resistance Fine and gross leak Electrical test Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 2002.3, 1500g, 0.5 ms, Condition B Per MIL-STD-883C, Method 2020.4 Per MIL-STD-883C, Method 2007.1, 20g, Condition A Per MIL-STD-883C, Method 2001.2, 20 kg, Condition D, Y1 Plane min Per MIL-STD-883C, Method 1014.5 To data sheet limits

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-750C, Method 1014.5 Per MIL-STD-883C, Method 1010.5, -65 to +150°C, Condition C Per MIL-STD-883C, Method 1011.4, -55 to +125°C, Condition B Per MIL-STD-883C, Method 1004.4 Per MIL-STD-883C, Method 1014.5 To data sheet limits

### Thermal/Mechanical Sequence:

Fine and gross leak Temperature cycle (10 cycles minimum) Constant acceleration

Fine and gross leak Electrical test Electrostatic discharge Solderability Solder heat

Salt atmosphere

Lead pull

Lead integrity

Per MIL-STD-883C, Method 1014.5 Per MIL-STD-883C, Method 1010.5. -65 to +150°C, Condition C Per MIL-STD-883C, Method 2001.2, 30 kg. Y1 Plane Per MIL-STD-883C, Method 1014.5 To data sheet limits Per MIL-STD-883C, Method 3015 Per MIL-STD-883C, Method 2003.3 Per MIL-STD-750C, Method 2031, 10 sec Per MIL-STD-883C, Method 1009.4. Condition A, 24 hrs min Per MIL-STD-883C, Method 2004.4, Condition A Per MIL-STD-883C, Method 2004.4, Condition B1

Quality and Reliability

Electromigration

Resistance to solvents

Accelerated stress testing of conductor patterns to ensure acceptable lifetime of power-on operation Per MIL-STD-883C, Method 2015.4

Table J–1. Microprocessor and Microcontroller Tests

Test	Duration	Samp Plastic	le Size Ceramic
Operating life, 125°C, 5.0 V	1000 hrs	129	129
Operating life, 150°C, 5.0 V	1000 hrs	77†	77
Storage life, 150°C	1000 hrs	77	77
Biased 85°C/85 percent RH, 5.0 V	1000 hrs	129	-
Autoclave, 121°C, 1 ATM	240 hrs	77	- 1
Temperature cycle, -65 to 150°C	1000 cyc	129	129
Thermal shock, -65 to 150°C	500 cyc	77	77
Electrostatic discharge ± 2 kV		15	15
Latch-up (CMOS devices only)		5	5
Mechanical sequence		-	-38
Thermal sequence		-	38
Thermal/mechanical sequence		_	38
PIND		-	45
Internal water vapor		-	3
Solderability		22	22
Solder heat		22	22
Resistance to solvents		15	15
Lead integrity		15	15
Lead pull		22	-
Lead finish adhesion		15	15
Salt atmosphere		15	15
Flammability (UL94-V0)		3	-
Thermal impedance		5	5


<sup>†</sup> If junction temperature does not exceed plasticity of package.

Table J–2 provides a list of the TMS320C2x devices, the approximate number of transistors, and the equivalent gates. The numbers have been determined from design verification runs.

Table J-2. TMS320C2x Transistors

Device	# Transistors	# Gates
NMOS: TMS32020	80K	27K
CMOS: TMS320C20	160K	40K
TMS320C25	160K	40K
TMS320C26	160K	40K
TMS320E25	160K	40K

TI qualification test updates are available upon request at no charge. TI will consider performing any additional reliability test(s), if requested. For more information on TI quality and reliability, programs, contact the nearest TI Field Sales Office.



### **Appendix K**

## **Development Support**

Texas Instruments offers an extensive line of development tools for the TMS320C2x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of TMS320C2x-based applications:

#### Code Generation Tools:

Optimizing ANSI C compiler (TMS320C25 only) Macro assembler/linker Digital filter design package

#### System Integration and Debug Tools:

Simulator Software development system (SWDS) In-circuit emulator (XDS/22) Analog interface board

Each TMS320C2x support product is described in the *TMS320 Family Development Support Reference Guide* (literature number SPRU011B). In addition, more than 100 TMS320 third-party developers provide support products to complement TI's offering. For more information on third-party support refer to the *TMS320 Third Party Reference Guide* (literature number SPRU052). To request a copy of either document, contact the TI Customer Response Center at (800) 232–3200.

For information on pricing and availability, contact the nearest TI Field Sales Office or authorized distributor.

### K.1 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, and TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

### **Device Development Evolutionary Flow:**

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully qualified production device.

### Support Tool Development Evolutionary Flow:

**TMDX** Development support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully qualified development support product.

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability of the device has been fully demonstrated. Texas Instruments standard warranty applies.

#### Note:

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices *not* be used in any production system because their expected end-use failure rate is still undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, N, FN, or GB) and temperature range (for example, L). Figure K–1 provides a legend for reading the complete device name for any TMS320 family member.







Figure K-2 provides a legend for reading the part number for any TMS320 hardware or software development tool.

Figure K-2. TMS320 Development Tool Nomenclature



Hardware only. To be announced. ‡

## Index

## A

A/D interface, 6-43 A-law, 5-57 ABS, 4-23 ACC, 3-9 accumulator, 3-9, 3-30 adaptive filtering, 5-60 ADD, 4-25 ADDC, 4-27 ADDH, 4-29 addition, 3-31 20.5-49 'C25 and 'C26, 5-50 ADDK, 4-31 address bus, 3-9 address bus (A15-A0), 2-3 addressing modes, 3-24, 3-25 direct, 3-24 indirect, 3-24 ADDS, 4-32 ADDT, 4-34 ADLK, 4-36 ADRK, 4-37 AFB, 3-9 ALU, 3-9 analog converters, H-2 AND, 4-38 ANDK, 4-40 APAC, 4-41 application-oriented operations, 5-57 applications, 1-8 AR, 3-9, 3-23 **ARAU, 3-9** ARB, 3-9

architectural overview, 3-2 architecture, 3-1 arithmetic logic unit (ALU), 3-3, 3-9, 3-30 arithmetic operations, 5-34 ARP, 3-9 auxiliary register, arithmetic unit, 3-9 auxiliary registers, 3-9, 3-21, 3-23 bus, 3-9 pointer, 3-9 pointer, 3-9

### В

B. 4-42 BACC, 4-43 BANZ, 4-44 BBNZ, 4-46, 5-33 BBZ, 4-47, 5-32 BC, 4-48 BGEZ, 4-49 BGZ, 4-50 BIO, 2-4, 3-56 BIOZ, 4-51 BIT, 4-53, 5-32 bit manipulation, 5-32 bit-reversed (BR) addressing, 5-66 BITT, 4-55, 5-33 BLEZ, 4-57 BLKD, 3-25, 4-58, 5-22 BLKP, 4-62, 5-22 block B0, 5-26 block diagram, 3-3 'C26, 3-8 'C2x, 3-7 block moves, 3-25, 5-22 BLZ, 4-66

BNC, 4-67 BNV, 4-68 BNZ, 4-69 BR, 2-4 branches, 3-32 burst mode operation, 3-68 BV, 4-70 byte mode, DRR operation, 3-70 BZ, 4-71



CAL, 5-8 CALA, 4-72, 5-8 CALL, 4-74 central arithmetic logic unit (CALU), 3-9, 3-27 CLKOUT1, 2-5, 3-56 CLKOUT2, 2-5, 3-56 CLKR, 2-6 CLKX, 2-6 clock divider '20, 5-12 'C25. 5-13 clock phases, 3-56 clock timing, 3-56 CMPL, 4-76 CMPR, 4-77 CNFD, 4-78 CNFP, 4-79 code generation tools, K-1 combo-codec interface, 6-37 companding, 5-57 computed GOTO, 5-14 CONF, 4-80 configuring on-chip RAM, 5-24 context restore '20. 5-18 'C25, 5-20 context save 20, 5-17 'C25, 5-19 context switching, 5-16 continuous mode operation, 3-70, 3-71, 3-73, 3-75 control circuitry, 6-2 crystal oscillator circuit, 6-4

crystals, H-4



D/A interface, 6-42 DAB, 3-9 data bus, 2-3, 3-9 data bus (D15-D0), 2-3, 3-9 data memory, 3-17 data moves, 5-35 data pointer, 3-9 debugging tools, K-1 denormalization, 5-47 development systems, K-1 development tool nomenclature, K-4 device nomenclature, K-3 DINT, 4-81 direct addressing, 4-2 direct memory access (DMA), 3-4, 3-76, 6-32 DIT, 5-70 division, 5-42 DMOV, 4-82 DP, 3-9 DR, 2-3, 2-6 DRB, 3-9 DRR, 3-10 DS, 3-16 DX, 2-6 DXR, 3-10

## E

echo cancellation, 6-48 EINT, 4-84 emulator (XDS), 6-7 bus control, 6-7 miscellaneous considerations, 6-9 READY and memory substitution, 6-8 EPROM erasure, G-5 FAST programming, G-6 output disable, G-9 program inhibit, G-9 program verify, G-6 protect verify, G-12 protection, G-10 protection and verification, G-10 read mode, G-9 SNAP! pulse programming, G-6 EXAMPLE, 4-19 extended-precision arithmetic, 5-48 external flag (XF), 3-58 external memory interface, 3-54 external program/data access, 3-47

## F

fast Fourier transforms (FFT), 5-63 FAST programming, G-6 FFT, 5-70 FFT macros, 5-67 FFT requirements, 5-71 filtering, 5-58 FIR filters, 5-58 floating-point arithmetic, 5-44 floating-point multiply 20, 5-45 'C25, 5-46 FORT, 4-85 Fourier transforms, 5-63 FSR, 2-6 FSX, 2-6 functional block diagram, 3-6

## G

global memory, 3-78, 6-35 access timing, 3-79 communication, 6-36 configurations, 3-79
global memory allocation register (GREG), 3-79
global register, 3-9
graphics and image processing, 6-49
GREG, 3-9, 3-79
ground pin, 2-5

## H

Harvard architecture, 3-2 HOLD, 2-4, 3-46, 3-79, 6-9 hold function, 3-79 hold operation, 3-46 hold timing, 3-82 HOLDA, 2-4, 3-46, 3-79, 6-9



1/0 pins, 3-56 ports, 6-45 IACK, 2-4 IDLE, 4-86 IIR filters, 5-59 immediate addressing, 4-8 IMR, 3-10, 3-59 IN, 4-87, 5-23 indexed addressing, 5-47 indirect addressing, 4-3 initialization, 5-2 '20, 5-3 'C25, 5-5 'C26, 5-6 instruction cycle timings '20, F-2 'C25, F-4 instruction register, 3-10 instruction set, 4-11 instruction set summary, 4-13 instruction symbols, 4-12 instructions accumulator, 4-14 auxiliary register/page pointer, 4-15 branch/call, 4-16 control, 4-17 register and multiply, 4-15 instrumentation and numeric processing, 6-51 interface AIC, 6-40 analog to digital (A/D), 6-43 combo-codec, 6-37 digital to analog (D/A), 6-42 interfacing memories, 6-11 EPROMs. 6-22 PROMs, 6-12 SRAMs, 6-26 timing analysis, 6-29 wait-state generator, 6-19 interfacing peripherals, 6-37

internal hardware, 3-9 interrupt, flag register, 3-10 interrupt acknowledge, 2-4 interrupt mask register, 3-10 interrupt mask register (IMR), 3-59 interrupt service routine (ISR), 5-16, 5-21 interrupts, 2-4, 3-46, 3-59, 3-61 external interface, 3-60 locations, 3-59 operation, 3-59 priorities, 3-59, 5-21 IR, 3-10 IS, 2-3

## K

key features, 1-6

## L

LAC, 4-89 LACK, 4-91 LACT, 4-92, 5-47 LALK, 4-94 LAR, 4-96 LARK, 4-98 LARP, 4-99 LDP, 4-100 LDPK, 4-101 logical and arithmetic operations, 5-31 LPH, 4-102 LRLK, 4-103 LST, 4-104 LST1, 4-106 LT, 4-109 LTA, 4-110, 5-38 LTD, 4-112 LTP, 4-114 LTS, 4-115

## M

MAC, 4-117, 5-38 MACD, 4-121, 5-36 MAR, 4-125 masked parts, I-1 MCS, 3-10 memories, H-2 memory addressing modes, 4-2 blocks, 3-12, 3-16, 3-17 combinations, 3-54 data, 3-12 DMA, 3-4 global, 3-78 interface, 3-4 management, 5-22 maps 'C26, 3-16 maps 'C2x, 3-15 organization, 3-12 program, 3-12 memory-mapped registers, 3-21 microcall stack, 3-10 microcall stack (MCS) register, 3-36 modem, 6-48 MP/MC, 2-4 MPY, 4-127, 5-38 MPYA, 4-128 MPYK, 4-129 MPYS, 4-130 MPYU, 4-131 MSC, 2-5 µ-law, 5-57 MULT, 3-10 multiplexed external data bus, 3-42 multiplication, 5-37 '20, 5-53 'C25, 5-55 multiplier, 3-3, 3-10, 3-32

## Ν

NEG, 4-133 NOP, 4-134 NORM, 4-135, 5-45 number of gates, J-5 number of transistors, J-5

multiprocessing, 3-76

## 0

on-chip EPROM, 3-12 on-chip memory, 3-2 on-chip program access, 3-46 on-chip RAM, 3-12 configuration, 5-24 program execution, 5-26 on-chip ROM, 3-12, I-1 OR, 4-138 ORK, 4-139 oscillator circuit, 6-5 OUT, 4-140, 5-23 overflow management, 5-34

## P

P. 3-10 P register (PR), 3-32 PAB, 3-10 PAC, 4-141 PC, 3-10 period register, 3-10 PFC. 3-10 PID control, 5-71 pin assignments, 2-2 pinouts, 2-2 pipeline hardware, 3-45 pipeline operation, 3-36 ADD followed by SACL, 3-41 branch to on-chip RAM, 3-44 'C25, 3-39 decode, 3-37 execute, 3-37 fetch, 3-37 instruction sequence, 3-40 prefetch, 3-37 RET from on-chip RAM, 3-45 three-level, 3-38 two-level, 3-38 wait states, 3-41 with external data bus conflict, 3-43 POP, 4-142 POPD, 4-144 powerdown modes ('C25), 3-53 powerup reset, 6-2

PR. 3-10 PRD, 3-10 prefetch counter, 3-10 processors overview, 1-4 product register, 3-10 program bus, 3-10 program control, 5-8 program counter (PC), 3-10, 3-35, 3-43 program execution, 5-26 program memory, 3-17 address bus, 3-10 program verify, G-6 programming and verification, G-2 programming mode levels, G-5 PS, 2-3 PSHD, 4-146 pulse programming, G-6 PUSH, 4-148



QIR, 3-10 queue instruction register, 3-10



R/W, 2-4 RAM(B0), 3-10 RAM(B1), 3-10 random access memory data only, 3-10 data or program, 3-10 RC, 4-150 read only memory, 3-10 READY, 2-3 registers auxiliary, 3-21 DRR, 3-64 DXR, 3-64 memory-mapped, 3-21 serial port, 3-63 reliability stress tests, J-2 reliability tests, J-5 repeat counter, 3-10 repeat counter (RPTC), 3-53 reset, 2-5, 3-46, 3-47

reset circuit, 6-2 RET, 4-151 RFSM, 4-152 RHM, 4-153 ROL, 4-154 ROM, 3-10 ROM code flow, I-2 ROM code media, 1-3 ROR, 4-155 ROVM, 4-156 RPT, 4-157, 5-14 RPTC, 3-10 RPTK, 4-158 RS, 2-5 RSR, 3-11 RSXM, 4-159 RTC, 4-160 RTXM, 4-161 RXF, 4-162

## S

SACH, 4-163 SACL, 4-164 SAR, 4-165 SBLK, 4-167 SBRK, 4-168 SC, 4-169 scaling, 5-34 scaling shifter, 3-29 second generation devices, 1-2 serial port, 3-4, 3-63 block diagram, 3-65 data receive register, 3-10 data transmit register, 3-10 registers, 3-63 shift register, 3-11 transmit and receive, 3-65, 3-66, 3-67, 3-68, 3-69, 3-71 transmit shift register, 3-11 SFL, 4-170 SFR, 4-171 SFSM, 4-173 shift modes, 3-33 shifters, 3-11

SHM, 4-174 signal descriptions, 2-3 single-instruction loops, 5-13 SNAP! pulse programming, G-6 sockets, H-3 software stack, 5-10 software stack expansion, 5-11 SOVM, 4-175 SPAC, 4-176 SPH, 4-177 SPL, 4-178 SPM, 4-179 SQRA, 4-180, 5-42 SQRS, 4-182 SST, 4-184 SST1, 4-186 SSXM, 4-188 ST0, 3-11, 3-49 ST1, 3-11, 3-49 stack, 3-11, 3-35 status registers, 3-49 data processing, 5-31 field definitions, 3-50 temporary register, 3-11 STC, 4-189 STRB, 2-4 STXM, 4-190 SUB, 4-191 SUBB, 4-192 SUBC, 4-193, 5-44 SUBH, 4-195 SUBK, 4-196 subroutines, 5-8 SUBS, 4-197 SUBT, 4-198 subtraction, 5-52 supply voltage pin, 2-5 support tools nomenclature, K-2 SXF, 4-200 symbols, 3-10 symbols and abbreviations, 4-11 SYNC, 2-4, 3-76 synchronization, 3-76 timing ('20), 3-77 timing ('C25), 3-77

system applications, 6-48 echo cancellation, 6-48 graphics and image processing, 6-49 high-speed control, 6-50 instrumentation and numerical processing, 6-51 modem, 6-48 voice coding, 6-49 system control, 3-35, 6-2

T register (TR), 3-32 TBLR, 4-201, 5-23 TBLW, 4-204, 5-23 temporary register, 3-11 TIM, 3-11 TIM register, 3-51 timer, 3-11, 3-52, 5-11 timer operation, 3-51 timing BIO, 3-57 memory, 3-82 timing control, 3-67 TMS32020, 1-4 instruction cycle timings, F-2 TMS32020 to 'C25 migration, E-4 TMS320C1x to '20 migration, E-2 TMS320C25, 1-4 instruction cycle timings, F-4 TMS320C25-33, 1-4 TMS320C25-50, 1-4 TMS320C26, 1-4 TMS320C26 block diagram, 3-8

TMS320C26 description, 3-84 TMS320C2x block diagram, 3-7 TMS320E25, 1-4 TR, 3-11 TRAP, 4-207 two-word instructions, 3-43



 $V_{CC}$ , 2-5 voice coding, 6-49  $V_{SS}$ , 2-5



wait-state generator, 6-19



X1, 2-5 X2/CLKIN, 2-5 XF, 2-5, 3-56 XOR, 4-208 XORK, 4-209 XSR, 3-11



ZAC, 4-210 ZALH, 4-211 ZALR, 4-212 ZALS, 4-213

### **TI Worldwide** Sales Offices

ALABAMA: Huntsville: 4960 Corporate Drive, Suite N-150, Huntsville, AL 35805-6202, (205) 837-7530

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007; Tucson: 818 W. Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 292-2640.

AZ 85705, (602) 292-2640. CALIFORNIA: Irvine: 17891 Cartwright Drive, Irvine, CA 92714, (714) 660-1200; Roseville, CA Sierra Gate Plaza, Suite 255B, Roseville, CA 95678, (916) 786-9208; San Diego; 5625 Ruffin Road, Suite 100, San Diego; CA 92123, (619) 278-9601; Santa Clara; 5335 Bets PRoss Drive, Santa Clara, CA 95054, (408) 980-9000; Woodland Hills; 21550 Oxnard Street, Suite 700, Woodland Hills; CA 91367, (818) 704-8100.

COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial Park Road, Wallingford, CT 06492, (203) 269-0074.

(203) 209-0074, FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: 2950 N.W. 62nd Street, Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634, (813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900 LLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (708) 640-3000.

INDIANA: Carmel: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 118 E. Ludwig Road, Suite 102, Fort Wayne, IN 46825, (219) 482-3311.

IOWA: Cedar Rapids: 373 Collins Road N.E., Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (301) 964-2003

MASSACHUSETTS: Waltham: 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48018, (313) 553-1500; Grand Rapids: 3075 Orchard Vista Drive S.E., Grand Rapids, MI 49506, (616) 957-4202.

MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: st. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 994-2100. NEW JERSEY: Iselin: Parkway Towers, 485 E. Route 1 South, Iselin, NJ 08830, (201) 750-1050. NEW MEXICO: Albuquerque: 1224 Parsons Court, N.E., Albuquerque, NM 87112, (505) 291-0495

291-0495. NEW YORK: East Syracuse: 6365 Collarmer Drive, East Syracuse, NY 13057, (315) 463-9291; Fishkill: 300 Westage Business Center, Suite 140, Fishkill, NY 12524 (914) 897-2900; Melville: 1895 Walt Whitman Road, P.O. Box 2936, Melville: 1895 For the second sec

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 527-930; Raleigh: 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725. OHIO: Beachwood: 23775 Commerce Park Road, Beachwood: 23775 Commerce Park Beavercreek: 4200 Colonel Gienn Highway, Suite 500, Beavercreek, OH 45431, (513) 427-6200

OREGON: Beaverton: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Merchantile Plaza Building, Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: P.O. Drawer 1255, Erwin Hwy., Johnson City, TN 37605, (615) 461-2192.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-7655; Dallas: 7839
 Churchill Way, Dallas, TX 75251, (214)
 917-1264; Houston: 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 776-6592.

UTAH: Salt Lake City: 1800 S. West Temple Street, Suite 201, Salt Lake City, UT 84115, (801) 466-8973.

WASHINGTON: Redmond: 5010 148th Avenue N.E., Building B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.

CANADA: Nepean: 301 Moodie Drive, Mallom Center, Suite 102, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970; Richmond Hill: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; St. Laurent: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 1/748-3699.

Auts, Augenima, Intercoss. AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2 887-1122, 5th Floor, 418 Street, Kilda Road, Melbourne, Victoria, Australia 3004, 3 267-4677, 171 Philip Highway, Elizabeth, South Australia 5112, 8 255-2066.

AUSTRIA: Texas Instruments GmbH., Hietzinger Kai 101-105, A-1130 Wien, (0222) 9100-0. BELGIUM: S.A. Texas Instruments Belgium N.V., 11, Avenue Jules Bordetlaan 11, 1140

Brussels, Belgium, (02) 242 30 80. BRAZIL: Texas Instruments Electronicos do Brasil Ltda., Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166. DENMARK: Texas Instruments A/S,

Marielundvej 46E, 2730 Herlev, Denmark, (42) 91 74 00

FINLAND: Texas Instruments OY. Abertaiantie 3 P.O. Box 81, 02101 Espoo, Finland, (90) 461-422.

FRANCE: Texas Instruments France, 8-10 Avenue Morane Saulnier-B.P. 67, 78141 Velizy Villacoublay Cedex, France, (1) 30 70 10 03. Villacoublay Cedex, France, (1) 30 70 10 03. **GERMANY:** Texas Instruments Deutschland GmbH, Haggertystrasse 1, 8050 Freising-RFA, (08161) 80-0d. Nbst Kufrustendamm 195-196, 1000 Berlin 15, (030) 8 82 73 65; Dusseldorfer Strasse 40, 6236 Eschborn 1, (06196) 80 70; III, Hagen 43/Kibbelstrasse 19, 4300 Essen 1, (10201) 24 25-0; Kirchhorster Strasse 2, 3000 Hannover 51, (0511) 64 68-0; Maybactstrasse II, 7302 Octilidem 2(Jbellingen), (0711) 42 03.0; 7302 Ostfildem 2 (Nellingen), (0711) 34 03-0. HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911.

HONG KONG: Texas Instruments Hong Kong I td 8th Floor. World Shipping Center, 7 Canton Itcl., 8th Floor, World Shipping Center, 7 Canto Road, Kowloon, Hong Kong, 7351223. IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 75 52 33. ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041, Agrate Brianza (M), (039) 63221; Via Castello della Magliana, 38, 00148 Rome, (06) 5222651; Via Amendola, 17, 40100 Bologna, (051) 554004.

Holine, (G51) 554004.
JAPANI: Texas instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-aoyama Minato-ku, Tokyo, Japan 107, 03-498-2111; MS Shibaura Building 95, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-iwai Building 55, 2-5-81 mabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Shib-ikan 7, 4-10-27 Meiski, Nakamura-ku, Nagoya, Japan 450, 052-583-6691; Kanazawa Oyama-cho, Kanazawa, Ishikawa, Japan 920, 0762-23-6471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto, Nagano, Japan 390, 0263-33-1060; Daiichi Olympic Tachikawa Tokyo, Japan 190, 0425-27-660; Yokohama Tokyo, Japan 190, 0425-27-660; Yokohama Nishiguch KN. Building 6F, 2-8-4 Kita-Sawai, Tokyo, Japan 190, 0425-27-660; Yokohama Tokyo, Japan 190, 0425-27-6760; Yokohama Nishiguchi KN Building 6F, 2-8-4 Kita-Saiwai, Nishi-Ku, Yokohama, Kanagawa, Japan 220, 045-322-6741; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohjicho, Higashi-ru, Nishinotohi-n, Shiokohji-dori, Shimoyo-ku, Kyoto, Japan 600, 075-341-7713; Shimoyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building BF, 2-44 Yayoi, Kumagaya, Saitama, Japan 360, 0455-22-2440; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki, Oita, Japan 873, 09786-3-3211.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159, Samsung-Dong, Kangnam-ku Seoul, Korea, 2 551 2800.

Matrice Texas Instruments de Mexico S.A., MEXICO: Texas Instruments de Mexico S.A., Alfonso Reyes 115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 5/525-3660. MIDDLE EAST: Texas Instruments, No. 13, 1st Floor Mannai Building, Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973 274691 274681

NORWAY: Texas Instruments Norge A/S, PB 106, Refstad (Sinsenveien 53), 0513 Oslo 5, Norway, (02) 155090.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750. PHILIPPINES: Texas Instruments Asia Ltd.,

Philippines Branch, 14th Floor, Ba-Lepanto Building, Paseo de Roxas, Makati, Metro Manila, Philippines, 2 817 6031.

Philippines, 2 817 6031. PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003. SINGAPORE (& INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Singapore (FIE), Lid., Asia Pacific Division, 101 Thomson Road, #23-01, United Square, Singapore Intole porto Econop. S A

SPAIN: Texas Instruments Espana S.A. Gobelas 43, Ctra de la Coruna km 14, La Florida, 28023, Madrid, Spain, (1) 372 8051; c/Diputacion, 279-3-5, 08007 Barcelona, Spain, (3) 317 91 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), (visit address: Isatjordsgatan 7, Kista), Box 30, S-164 93 Kista, Sweden, (08) 752 58 00.

AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 740 22 20.

TAIWAN: Texas Instruments Supply Company, Taiwan Branch, Room 903, 9th Floor, Bank Tower, 205 Tun Hwa N. Road, Taipei, Taiwan, Republic of China, 2 713 9311,

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



© 1990 Texas Instruments Incorporated

A1090

### **TI North American Sales** Offices

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenix: (602) 995-1007 Tucson: (602) 292-2640 CALIFORNIA: Irvine: (714) 660-1200 Roseville: (916) 786-9208 San Diego: (619) 278-9601 Santa Clara: (408) 980-9000 Woodland Hills: (818) 704-8100 COLORADO: Aurora: (303) 368-8000 CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Altamonte Springs: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampa: (813) 885-7411 GEORGIA: Norcross: (404) 662-7900 ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Carmel: (317) 573-6400 Fort Wayne: (219) 482-3311 IOWA: Cedar Rapids: (319) 395-9550 KANSAS: Overland Park: (913) 451-4511 MARYLAND: Columbia: (301) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1500 Grand Rapids: (616) 957-4202 MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 994-2100 NEW JERSEY: Iselin: (201) 750-1050 NEW MEXICO: Albuquerque: (505) 291-0495 NEW MEXICU: Albuquerque: (505) / 231-94-95 NEW YORK: East Synacuse: (315) 463-9291 Fishkill: (914) 897-2900 Metville: (516) 454-6600 Pittsford: (716) 385-6770 NORTH CAROLINA: Charlotte: (704) 527-0930 Raleigh: (919) 876-2725 OHIO: Beachwood: (216) 464-6100 Beavercreek: (513) 427-6200 OREGON: Beaverton: (503) 643-6758 PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rey: (809) 753-8700 TENNESSEE: Johnson City: (615) 461-2192 TEXAS: Austin: (512) 250-7655 Dallas: (214) 917-1264 Houston: (713) 778-6592 UTAH: Salt Lake City: (801) 466-8973 WASHINGTON: Redmond: (206) 881-3080 WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392.

## TI Regional Technology Centers

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2220 GEORGIA: Norcross: (404) 662-7950 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waitham: (617) 895-9196 MEXICO: Mexico City: 491-70834 MINNESOTA: Minneapolis: (612) 828-9300 TEXAS: Dallas: (214) 917-3881 CANADA: Nepean: (613) 726-1970



### **TI** Authorized North American Distributors

Alliance Electronics, Inc. (military product only) Almac Electronics Arrow/Kierulff Electronics Group Arrow (Canada) Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Lex Electronics Marshall Industries Newark Electronics Wyle Laboratories Zeus Components Rochester Electronics, Inc. (obsolete product only (508) 462-9332)

### **TI** Distributors

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Lex (205) 995-0480. 881-9235; Lex (205) 995-0480. 496-0290; Lex (602) 437-1200; Marshall (602) 496-0290; Lex (602) 431-0030; Wyle (602)

437-2088

437-2080. CALIFORNIA: Los Angeles/Orange County: Arrow/Kierulff (818) 701-7500, (714) 838-5422; Hall-Mark (818) 773-4500, (714) 727-6000; Marshall (818) 407-4100, (714) 455-5301; Lex (818) 880-9868, (714) 863-0200; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 889-3838;

Sacramento: Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Lex (916) 364-0230; Wyle (916) 638-5282;

San Diego: Arrow/Kierulff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Lex (619) 495-0015; Wyle (619) 565-9171; Zeus (619) 277-9681;

San Francisco Bay Area: Arrow/Kierulff (408) 745-6600; Hall-Mark (408) 432-4000; Marshall (408) 942-4600; Lex (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 629-4789.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Lex (303) 799-0258; Wyle (303) 457-9953

CONNECTICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Lex (203) 264-4700.

(305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Lex (305) 977-7511; Orlando: Arrow/Kierulff (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Lex (407) 331-7555; Zeus (407) 365-3000:

305-3000; Tampa: Hall-Mark (813) 541-7440; Marshall (813) 573-1399; Lex (813) 541-5100. **GEORGIA:** Arrow/Kierulf (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750; Lex (404) 449-9170. ILLINOS: Arrow/Kierulf (708) 250-0500; ILLINOS: Arrow/Kierulf (708) 250-0500;

Hall-Mark (708) 860-3800; Marshall (708) 490-0155; Newark (312)784-5100; Lex (708) 330-2888

INDIANA: Arrow/Kierulff (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Lex (317) 843-1050.



© 1990 Texas Instruments Incorporated

Printed in the U.S.A.

IOWA: Arrow/Kierulff (319) 395-7230; Lex (319) 373-1417

KANSAS: Arrow/Kierulff (913) 541-9542 Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Lex (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Lex (301) 596-7800; Zeus (301) 997-1118

MASSACHUSETTS: Arrow/Kierulff (508) 658-0900; Hall-Mark (617) 667-0902; Marshall (508) 658-0810; Lex (508) 694-9100; Wyle (617) 272-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kieruliff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Lex (313) 525-8100

Grand Rapids: Arrow/Kierulff (616) 243-0912. MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Lex (612) 941-5280.

MISSOURI: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Lex (314) 739-0526.

NEW HAMPSHIRE: Lex (603) 625-2250 NEW JERSEY: Arrow/Kierulff (201) 528-2000, (609) 596-8000; GRS (609) 964-8560; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100; Lex (201) 227-7880, (609) 273-7900.

NEW MEXICO: Alliance (505) 292-3360. NEW YORK: Long Island: Arrow/Kierulff (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Lex (516) 231-2500; Zeus (914) 937-7400;

Rochester: Arrow/Kierulff (716) 427-0300; Hali-Mark (716) 425-3300; Marshall (716) 235-7620; Lex (716) 424-2222;

Syracuse: Marshall (607) 798-1611 NORTH CAROLINA: ArrowKierulff (919) 876-3132; (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Lex (919) 876-0000

OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Lex (216) 464-2970; Columbus: Hall-Mark (614) 888-3313;

Dayton: Arrow/Kierulff (513) 435-5563; Marshall (513) 898-4480; Lex (513) 439-1800; Zeus (513) 293-6162

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Hall-Mark (918) 254-6110; Lex (918) 622-8000. OREGON: Almac (503) 629-8090; Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 643-7900.

GRS (215) 922-7037; Marshall (412) 788-0441; Lex (412) 963-6804.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Lex (512) 339-0088; Wyle (512) 345-8853;

Dallas: Arrow/Kierulff (214) 380-6464: Hall-Mark (214) 553-4300; Marshali (214) 233-5200; Lex (214) 247-6300; Wyle (214) 235-9953; Zeus (214) 783-7010;

Houston: Arrow/Kierulff (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Lex (713) 784-3600; Wyle (713) 879-9953.


879-9953. UTAH: Arrow/Kierulff (801) 973-6913; Marshall (801) 485-1551; Wyle (801) 974-9953. WASHINGTON: Almac (206) 643-9992, (509) 924-9500, Arrow/Kierulft (206) 643-482(00) Marshall (206) 486-5747; Wyle (206) 881-1150. WISCONSIN: Arrow/Kierulft (414) 792-8400; Lex (414) 784-9451. 141-Mark (414) 787-7844; Marshall (414) 797-8400; Lex (414) 784-9451.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858;

Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Marshall (514) 694-8142; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; **Ouebec City:** Arrow Canada (418) 871-7500;

**Toronto:** Arrow Canada (416) 670-7769; Future (416) 638-4771; Marshall (416)458-8046; Vancouver: Arrow Canada (604) 291-2986; Future (604) 294-1166.

D1090





Printed in U.S.A., December 1990 1604907-9761 revision B

### SPRU014B