

YM7109

MD96FX (9600bps FAX MODEM LSI)

■ OUTLINE

The YM7109 LSI is a one-chip modem for half-duplex synchronous data transfer at 9600 bps, 7200 bps, 4800 bps, 2400 bps, and 300 bps (CCITT V.29, V.27ter, V.21 ch2). With its built-in programmable dual tone originating function and programmable tone detection function, this LSI is designed for use with a public telephone line network and is ideal for modem applications for G3 facsimile machines.

In addition, the YM7109 is equipped with function for modulation into full duplex (CCITT V.21 and BELL 103) and a 75 bps (CCITT V.23 Backward channel) transmission function. It can thus also be used as the modem for telecommunications by personal computer or as a CAPTAIN adapter.


The YM7109 also has a built-in interface register which can connect to the data bus of a microprocessor, allowing reading and writing to and from that data bus. By accessing this interface register via a parallel interface, you can set the operating mode, set various parameters, read status flags, transfer the data to be transmitted or received, operate the modem and so on. The transfer of the transmit and receive data as well as modem operation can also be performed via a serial interface. The YM7109 is fabricated in 40-pin DIP, 64-pin QFP and 68-pin PLCC. Because of its low power consumption thanks to CMOS, the full capability of the LSI can be facilitated with 5V battery power supply, allowing much space to work with in terms of designing. This is a great plus for portability.

■ FEATURES


- CCITT V.29 (9600 bps/7200 bps) Half duplex, synchronous
- V.27ter (4800 bps/2400 bps) Half duplex, synchronous
- V.21 ch 2 (300 bps) Half duplex, synchronous
- V.23 Backward Channel (75 bps) Transmission only
- V.21 (300 bps) Full duplex
- BELL 103 (300 bps) Full duplex
- In CAPTAIN mode, full-duplex reception using V.27ter and full-duplex transmission using V.23 (75 bps) is possible.
- Compatible with the public phone line network (two-wire system)
- Dual tone originating function (programmable)
- Tone detection function (programmable)

- DTMF detection function (fixed)
- Function for detecting flag patterns of V.21 ch2
- Transmission level: 0 dBm to -15 dBm (programmable)
- Reception dynamic level: 0 dBm to -43 dBm (programmable)
- Auto equalizer function, and subscriber cable equalizer function
- Built-in bandpass filter for transmission and reception, A/D converter, D/A converter, and AGC (Automatic Gain Control)
- Parallel interface and serial (CCITT V.24) interface
- 40-pin DIP, 64-pin QFP and 68-pin PLCC package
- Low power consumption due to CMOS use
- 5V Type-A power supply

■SYSTEM BLOCK DIAGRAM



INTERNAL BLOCK DIAGRAM



■ OPERATING MODES AND COMMUNICATION PROTOCOLS

The YM7109 has the eight operating modes listed below:


- ① 9600 bps half-duplex reception/transmission: CCITT V.29
- ② 7200 bps half-duplex reception/transmission: CCITT V.29
- ③ 4800 bps half-duplex reception/transmission: CCITT V.27ter
- ④ 2400 bps half-duplex reception/transmission: CCITT V.27ter
- ⑤ 300 bps half-duplex reception/transmission: CCITT V.21 ch2
- ⑥ 300 bps full-duplex reception/transmission: CCITT V.21 or BELL 103
- ⑦ CAPTAIN full-duplex reception/transmission: CCITT V.27ter (4800 bps) and V.23 Backward CH (75 bps)
- ⑧ TONE transmission and detection



The protocols used in Modes ① through ⑦ conform either to the CCITT Recommendation or the BELL Standard. The specifications of these communication protocols are outlined below.

Protocol		Transfer Rate (bps)	Modulation Rate (Baud)	Carrier Frequency (Hz)		Modulation System	Communication Method
CCITT V.29		9600	2400	Space	1700	16-QAM	Two-wire half-duplex synchronous
		7200	2400	Mark	1700	8-QAM	
CCITT V.27ter		4800	1600	Space	1800	8-PSK	
		2400	1200	Mark	1800	4-PSK	
CCITT V.21	CH 1	300	300	Space	1180	FSK	Two-wire full duplex or Two-wire half duplex synchronous using CH 2
	CH 2	300	300	Mark	980		
CCITT V.23 Backward CH		75	75	Space	450	FSK	Transmission only (Two-wire full duplex communication is possible in combination with V.27ter reception)
				Mark	390		
BELL 103	CH1	300	300	Space	1070	FSK	Two-wire full duplex
	CH 2	300	300	Mark	1270		
				Space	2025	FSK	
				Mark	2225		

■ TERMINAL DESCRIPTION

1. Pin Assignment





PIN NAME	40 DIP	64 QFP	68PLCC
VDD	1	59	1
/RESET	2	60	3
/TEST	3	61	4
D0	4	62	5
D1	5	63	6
D2	6	1	8
D3	7	3	10
D4	8	4	11
D5	9	6	13
D6	10	9	16
D7	11	11	20
RS0	12	14	23
RS1	13	16	25
RS2	14	17	26
RS3	15	19	27
AVDD	16	20	28
MNT	17	21	29
TXO	18	22	30
RXI	19	23	31
RXF	20	25	34
MP	21	27	36
AVSS	22	28	37
VSS	23	29	38
XTAL1	24	31	40
XTAL2	25	32	41
EYEPAT	26	33	43
EYECLK	27	34	44
ST2	28	36	45
RT	29	38	47
/RTS	30	41	51
/CTS	31	43	53
TXD	32	46	57
RXD	33	48	59
/CD	34	49	60
/CABLE1	35	51	61
/CABLE2	36	53	63
/RD	37	54	65
/WR	38	55	66
/CS	39	56	67
/IRQ	40	57	68

NOTE:

NC Pin of 68 PLCC

2, 7, 9, 12, 14, 15, 17, 18, 19, 21, 22, 24, 32, 33, 35, 39, 42, 46, 48, 49, 50, 52, 54, 55, 56, 58, 62, 64

NC Pin of 64 QFP

2, 5, 7, 8, 10, 12, 13, 15, 18, 24, 26, 30, 35, 37, 39, 40, 42, 44, 45, 47, 50, 52, 58, 64

2. Terminal Functions

PIN NAME	TYPE	FUNCTION
VDD VSS	PWR GND	Digital +5V power supply Digital ground level
XTAL1 XTAL2	XI XO	Quartz oscillator input or external clock input (9.8304 MHz) Quartz oscillator output
/RESET /TEST	DI DIP	System Reset input (Reset when LOW) TEST mode input (normally HIGH or OPEN)
EYEPAT EYECLK	DO DO	Eye-pattern serial output Eye-pattern clock output (4.9152 MHz)
ST2 RT /RTS /CTS TXD RXD /CD	DO DO DIP DO DIP DO DO	Transmitter element timing output Transmitter/receiver element timing output Request-to-Send input (with built-in pull-up) Clear-to-Send output Transmit-Data input (with built-in pull-up) Receive-Data output Receive carrier detect output
D0~D7	DIO	Data bus (8 bits)
RS0~RS3	DI	Register selection input (4 bits)
/RD /WR /CS /IRQ	DI DI DI DOD	Read strobe input Write strobe input Chip select input Interrupt-Request output (open drain output)
/CABLE1 /CABLE2	DIP DIP	Subscriber cable equalizer selection input (with built-in pull-up)
AVDD AVSS	PWR GND	Analog +5V power supply Analog ground level
TXO RXI RXF MP MNT	AO AI AO AO AO	Transmit signal analog output Receive signal analog input Capacitor terminal for AD conversion Reference voltage terminal for AD conversion Analog output for the monitor

NOTE: The "/" prefix indicates an active-LOW signal.

DI: Digital input
 DIP: Built-in pull up digital input
 DO: Digital output
 DO: Open drain output
 DIO: Digital I/O
 AI: Analog input
 AO: Analog output

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings (VSS shall be 0V)

ITEM	SYMBOL	RATING		UNIT
		Min.	Max.	
Supply voltage	VDD	-0.5	7.0	V
Input voltage	VI	-0.5	VDD + 0.5	V
Output voltage	VO	-0.5	VDD + 0.5	V
Storage temperature	TSTG	-50	+125	°C

2. Recommended Operating Conditions (VSS shall be 0V)

ITEM	SYMBOL	RATING			UNIT
		Min.	Typ.	Max.	
Supply voltage	VDD	4.75	5.0	5.25	V
Ambient operating temperature	Ta	0	25	70	°C
Clock frequency	fCLK	9.82942	9.83040	9.83138	MHz

3. D.C. Characteristics (The recommended operating conditions unless otherwise indicated)

ITEM	SYMBOL	TARGET PIN TYPE & MEASUREMENT CONDITIONS	RATING			UNIT
			Min.	Typ.	Max.	
High-level input voltage	VDIH	DI, DIP, DIO	2.0	—	—	V
Low-level input voltage	VDIL		—	—	0.8	V
Input leak current	ILDIH	DI	-10	—	+10	μA
High-level output voltage	VDOH	DO, DIO @2.0mA	VDD-1.0	—	—	V
Low-level output voltage	VDOL		—	—	0.4	V
High-level clock input voltage	VCLKH	XI In case of external input without quartz oscillation	VDD-1.0	—	—	V
Low-level clock input voltage	VCLKL		—	—	1.0	V
Clock input leak current	ILCLK		-100	—	+100	μA
Analog input voltage range	VAI	AI	0.0	—	VDD	V
Analog input leak current	ILAI		-10	—	+10	μA
Open drain output current	IDOD	DOD @0.4V	4.0	—	—	mA
Output capacitance	CIO		—	—	12.0	pF
Output leak current	ILOUT	DIO, DOD When HIGH-zero	-10	—	+10	μA
Pull-up current	IPU	DIP	50	—	200	μA
Analog output voltage range	VAO	AO	0.0	—	VDD	V
Power current	IDD	PWR, GND	—	40	60	mA

4. A.C. Characteristics (The recommended operating conditions unless otherwise indicated)

ITEM	SYMBOL	CONDITIONS	RATING			UNIT
			Min.	Typ.	Max.	
Reset input pulse width	TW(RESET)		1.0	—	—	msec
/CS setup time	TS(CS)	For /RD, /WR	30	—	—	nsec
/CS hold time	TH(CS)	Same as above	10	—	—	nsec
/RS setup time	TS(RS)	Same as above	30	—	—	nsec
/RS hold time	TH(RS)	Same as above	10	—	—	nsec
Write data setup time	TS(WD)		75	—	—	nsec
Write data hold time	TH(WD)		10	—	—	nsec
Write pulse width	TW(WR)		75	—	—	nsec
Read data access time	TA(RD)	CL = 100PF	—	—	140	nsec
Read data hold time	TH(RD)		10	—	50	nsec
Read cycle time	TCYC(RD)		1	—	—	μsec
Write cycle time	TCYC(WR)		1	—	—	μsec

The specifications of this product are subject to improvement changes without prior notice.

_____ AGENCY _____

— YAMAHA CORPORATION —

Address inquiries to:

Semi-conductor Sales Department

- **Head Office** 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-01
Electronic Equipment business section
Tel. 0539-62-4918 Fax. 0539-62-5054
- **Tokyo Office** 3-4, Surugadai Kanda, Chiyoda-ku,
Tokyo, 101
Ryumeikan Bldg. 4F
Tel. 03-255-4481 Fax. 03-255-4488
- **Osaka Office** 3-12-9, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542
Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615
- **U.S.A. Office** YAMAHA Systems Technology
981 Ridder Park Drive San Jose, CA95131
Tel. 408-437-3133 Fax. 408-437-8791