# **MEMORY**

# CMOS 256K × 16 BIT FAST PAGE MODE DYNAMIC RAM

# MB814260-60/-70

### CMOS 262,144 × 16 BIT Fast Page Mode Dynamic RAM

#### **■ DESCRIPTION**

The Fujitsu MB814260 is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814260 features a "fast page" mode of operation whereby high-speed access of up to 512×16-bits of data can be selected in the same row. The MB814260-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB814260 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

### ■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	<del>-</del>	50	mA
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C
Temperature under Bias	TBIAS	0 to +70	°C

**NOTE:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### ■ PRODUCT LINE & FEATURES

Para	meter	MB814260-60	MB814260-70	
RAS Access Time		60 ns max.	70 ns max.	
CAS Access Time		20 ns max.	20 ns max.	
Address Access Time		30 ns max.	35 ns max.	
Random Cycle Time		110 ns max.	125 ns min.	
Fast Page Mode Cycle Ti	me	40 ns min.	45 ns min.	
Low Power Dissipation	Operating current	523 mW max.	462 mW max.	
Low Fower Dissipation	Standby current	11 mW max. (TTL level)/5.5 mW max. (CMOS I		


- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL comaptible
- 512 refresh cycles every 8.2 ms
- 9 rows × 9 columns, addressing scheme
- 1WE / 2CAS
- Early Write or OE controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

#### ■ PACKAGE



#### **Package and Ordering Information**

- 40-pin plastic (400 mil) SOJ, order as MB814260-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB814260-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB814260-xxPFTR




#### **■ CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 


Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to AB	C <sub>IN1</sub>	_	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>		7	pF
Input/Output Capacitance, DQ1 to DQ16	Сра	_	7	pF

#### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**






44-Pin FPT:
(TOP VIEW)
<normal :="" bend="" fpt-44p-m07=""></normal>



<Reverse Bend: FPT-44P-M08>

Designator	Function
Ao to As	Address inputs. row : Ao to Ae column : Ao to Ae refresh : Ao to Ae
RAS	Row address strobe.
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
ŌĒ	Output enable.
DQ1 to DQ16	Data Input/ Output
Vcc	+5 volt power supply.
Vss	Circuit ground.



### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage		Vcc	4.5	5.0	5.5		
Supply voltage	1	Vss	0	0	0	V	
Input High Voltage, all inputs	1	Vін	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs(*)	1	VıL	-0.3	_	0.8	V	
Input Low Voltage, DQ(*)	1	VILD	-0.3		0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 5. First, nine row address bits are input on pins A<sub>0</sub>-through-A<sub>8</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, nine column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are the flow-through type; thus, address information appearing after that (min)+tr is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within that, the column address should be input within that (max.). If that > that (max.), the access time is the later one of either that or toas.

#### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

#### **DATA INPUT**

Input data are written into memory in either of three basic ways—the early write cycle, the  $\overline{OE}$  (delayed) write cycle, and the read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}/\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data of DQ1-DQ8 are strobed by  $\overline{LCAS}$  and DQ9-DQ16 are strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each falling edge of  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before LCAS/UCAS. In the delayed write or read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}/\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the falling edge of  $\overline{WE}$ . Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by  $\overline{OE}$ .

#### **DATA OUTPUT**

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac : from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tRCD is greater than tRCD (max).

taa : from column address input when tRAD is greater than tRAD (max).

toEA: from the falling edge of OE when OE is brought Low after trac, toac, or taa.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

### **■ DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.) Notes 3

Parameter Notes		Symbol	Conditions	Va	11		
- aramete	- Notes	Symbol	Conditions	Min.	Max.	Unit	
Output high voltage	1	Vон	lон = −5 mA	2.4			
Output low voltage	1	Vol	loL = 4.2 mA		0.4	V	
Input leakage curren	nt (any input)	l <sub>(C)</sub>	$0 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V};$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V};$ Vss = 0  V; All other pins not under test = 0 V	-10	10	μΑ	
Output leakage curre	ent	lpa(r)	0 V ≤ Voυτ ≤ 5.5 V; Data out disabled	-10			
Operating current (Average power	MB814260-60	•	RAS & LCAS, UCAS cycling;		95		
supply current) 2	MB814260-70	lcc <sub>1</sub>	tac = min	<del></del>	84	mA	
Standby current (Power supply	TTL level		RAS = LCAS, UCAS = V <sub>IH</sub>		2.0	mA	
current)	CMOS level	lcc <sub>2</sub>	RAS = LCAS, UCAS ≥ Vcc -0.2 V		1.0		
Refresh current #1 (Average power	MB814260-60		LCAS, UCAS = V <sub>IH</sub> , RAS cycling;		95	mA	
supply current) 2	MB814260-70	Іссз	tac = min		84		
Fast Page Mode	MB814260-60	lcc4	RAS = V <sub>IL</sub> , <u>LCAS</u> , <u>UCAS</u> cycling;		95	mA	
current 2	MB814260-70	ICC4	tec = min	_	84		
Refresh current #2 (Average power	MB814260-60		RAS cycling;		95	mA	
supply current) 2	MB814260-70	lcc5	CAS-before-RAS; trc = min		84		

### **■ AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Cumbal	MB81	4260-60	MB814	1260-70	
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref		8.2	_	8.2	ms
2	Random Read/Write Cycle Time		tnc	110	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	170	_	ns
4	Access Time from RAS	6, 9	trac		60		70	ns
5	Access Time from CAS	7, 9	tcac		20		20	ns
6	Column Address Access Time	8, 9	taa		30	<del></del>	35	ns
7	Output Hold Time		toн	0	_	0		ns
8	Output Buffer Turn On Delay Time		ton	0	_	0		ns
9	Output Buffer Turn Off Delay Time	10	toff		15		15	ns
10	Transition Time		tτ	2	50	2	50	ns
11	RAS Precharge Time		t <sub>RP</sub>	40	_	45	_	ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		tязн	20		20	_	ns
14	CAS to RAS Precharge Time		tcrp	0	_	0	_	ns
15	RAS to CAS Delay Time	11, 12	trcd	20	40	20	50	ns
16	CAS Pulse Width		tcas	20	10000	20	10000	ns
17	CAS Hold Time		tсsн	60		70	_	ns
18	CAS Precharge Time (Normal)	19	tcpn	10		10		ns
19	Row Address Setup Time		tasa	0		0		ns
20	Row Address Hold Time		trah	10	_	10		ns
21	Column Address Setup Time		tasc	0		0		ns
22	Column Address Hold Time		tcan	12	_	12		ns
23	RAS to Column Address Delay Time	13	tRAD	15	30	15	35	ns
24	Column Address to RAS Lead Tim	ne	tral	30	-	35		ns
25	Column Address to CAS Lead Tim	ne	<b>t</b> CAL	30	_	35		ns
26	Read Command Setup Time		trcs	0		0		ns
27	Read Command Hold Time Referenced to RAS	14	trrh	0		0	_	ns
28	Read Command Hold Time Referenced to CAS	14	tвсн	0		0	_	ns
29	Write Command Setup Time	15	twcs	0	_	0		ns
30	Write Command Hold Time		twcн	10		10	<b> </b>	ns
31	WE Pulse Width		twp	10		10	_	ns
32	Write Command to RAS Lead Tim	е	trwL	15	_	20	T -	ns


(Continued)

### ■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Porometer.	Motos	Cymchal	MB814	1260-60	MB814	1260-70	11:- **
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	Write Command to CAS Lead Time	9	tcwL	15	_	18		ns
34	DIN Setup Time		tos	0	-	0	_	ns
35	DIN Hold Time		tон	10	_	10	_	ns
36	RAS to WE Delay Time		tawo	85	_	95	_	ns
37	CAS to WE Delay Time		tcwp	40		40	_	ns
38	Column Address to WE Delay Time	9	tawd	55	_	60		ns
39	RAS Precharge Time to CAS Activ (Refresh cycles)	e Time	<b>t</b> RPC	10		10		ns
40	CAS Set Up Time for CAS-before- Refresh	RAS	tcsn	0		0	_	ns
41	CAS Hold Time for CAS-before-RARefresh	NS .	tchr	10	_	10	_	ns
42	Access Time from OE	9	<b>t</b> oea		20		20	ns
43	Output Buffer Turn Off Delay from OE	10	toez		15		15	ns
44	OE to RAS Lead Time for Valid Da	ta	toel	10	_	10		ns
45	OE Hold Time Referenced to WE	16	<b>t</b> oen	0	_	0		ns
46	OE to Data in Delay Time		toed	15	<u> </u>	15		ns
47	DIN to CAS Delay Time	17	tozc	0		0		ns
48	DIN to OE Delay Time	17	tozo	0	_	0	_	ns
50	Column Address Hold Time from F	RAS	tar	32		32		ns
51	Write Command Hold Time from F	RAS	twcn	30	_	30	<del></del>	ns
52	DIN Hold Time Referenced to RAS	5	tona	30	_	30	<del>                                     </del>	ns
53	CAS to Data in Delay Time		tcoo	15	_	15		ns
60	Fast Page Mode RAS Pulse Width		trasp	60	200000	70	200000	ns
61	Fast Page Mode Read/Write Cycle	Time	tpc	40	_	45	<u> </u>	ns
62	Fast Page Mode Read-Modify-Wri Time	te Cycle	tprwc	80	_	90		ns
63	Access Time from CAS Precharge	9, 18	<b>t</b> CPA		35	_	40	ns
64	Fast Page Mode CAS Pulse width		tcp	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time for Precharge	rom CAS	trhcp	35	_	40	_	ns
66	Fast Page Mode CAS Precharge t Delay Time	o WE	tcpwd	55	_	60		ns

- Notes: 1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.
  - 2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
    - lcc depends on the number of address change as  $\overline{RAS}=V_{IL}$  and  $\overline{UCAS}=V_{IH}$ ,  $\overline{LCAS}=V_{IH}$ ,  $V_{IL}>-0.3V_{ICC1}$ , lcc3 and lcc5 are specified at one time of address change during  $\overline{RAS}=V_{IL}$  and  $\overline{UCAS}=V_{IH}$ ,  $\overline{LCAS}=V_{IH}$ .
    - lcc4 is specified at one time of address change during one Page cycle.
  - 3. An Initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
  - 4. AC characteristics assume  $t_T = 5$  ns.
  - 5. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
  - 6. Assumes that trico ≤ trico (max.), triad ≤ triad (max.). If trico is greater than the maximum recommended value shown in this table, triac will be increased by the amount that trico exceeds the value shown. Refer to Fig. 2 and 3.
  - 7. If  $t_{RCD} \ge t_{RCD}$  (max.),  $t_{RAD} \ge t_{RAD}$  (max.), and  $t_{ASC} \ge t_{AA} t_{CAC} t_T$ , access time is  $t_{CAC}$ .
  - 8. If trad  $\geq$  trad (max.) and tasc  $\leq$  taa tcac tr, access time is taa.
  - 9. Measured with a load equivalent to two TTL loads and 100 pF.
  - 10. toff and toez is specified that output buffer change to high impedance state.
  - 11. Operation within the taco (max.) limit ensures that taco (max.) can be met. taco (max.) is specified as a reference point only; if taco is greater than the specified taco (max.) limit, access time is controlled exclusively by taco or taa.
  - 12.  $t_{RCD}$  (min.) =  $t_{RAH}$  (min.) +  $2t_{T}$  +  $t_{ASC}$  (min.).
  - 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
  - 14. Either tran or trach must be satisfied for a read cycle.
  - 15. two is specified as a reference point only. If two ≥ two (min.) the data output pin will remain High-Z state through entire cycle.
  - 16. Assumes that twos < twos (min.).
  - 17. Either tozc or tozo must be satisfied.
  - 18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
  - 19. Assumes that CAS-before-RAS refresh.




### **■ FUNCTIONAL TRUTH TABLE**

		Clock Input					ress	1ı	nput/Ou	tput Da	ta		
Operation Mode	RAS	L <u>C</u> A	U <u>C</u> A	WE	ŌĒ	Row	Col-	DQ <sub>1</sub> to DQ <sub>8</sub>		DQ9 to DQ16		Refres	Note
	IIAO	S	S	***	OL	HOW	umn	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_		High-Z	-	High-Z		
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid		Valid High-Z Valid		High-Z Valid Valid	Yes*	tacs ≥ tacs (min.)
Write Cycle (Early Write)	L	L H L	HLLL	L	x	Valid	Valid	Valid — Valid	High-Z	Valid Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	х	х	Valid			High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	x	x	_	_	_	High-Z		High-Z	Yes	tcsn ≥ tcsn (min.)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L				Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.

X; "H" or "L"

<sup>\*;</sup> It is impossible in Fast Page Mode.



#### DESCRIPTION


To implement a read operation, a valid address is latched in by the  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{LCAS}$  controls the input/output data on DQ<sub>1</sub>-DQ<sub>8</sub> pins,  $\overline{UCAS}$  controls one on DQ<sub>8</sub>-DQ<sub>16</sub> pins. The access time is determined by  $\overline{RAS}$ (trac),  $\overline{LCAS}$ / $\overline{UCAS}$ (toac),  $\overline{OE}$  (toa) or column addresses (tas) under the following conditions:

If the > the (max.), access time = teac.

If  $\underline{\mathsf{trad}} > \mathsf{trad}$  (max.), access time =  $\mathsf{taa}$ .


If  $\overline{OE}$  is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.





#### DESCRIPTION


A write cycle is similar to a read cycle except WE is set to a Low state and  $\overline{\text{OE}}$  is an "H" or "L" signal. A write cycle can be implemented in either of three ways – early write,  $\overline{\text{OE}}$  write (delayed write), or read-modify-write. During all write cycles, timing parameters trw., tcw., tral and tcal must be satisfied. In the early write cycle shown above two satisfied, data on the DQ pins are latched with the falling edge of  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  and written into memory.




















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.







A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. After a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle, if  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits Ao through Ao are defined by the on-chip refresh counter.

Column Address: Bits Ao through Ao are defined by latching levels on Ao-Ao at the second falling edge of LCAS or UCAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


#### (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB814260-60		MB814	Unit	
			Min.	Max.	Min.	Max.	7 0
90	Access Time from CAS	tfcac		55	_	60	ns
91	Column Address Hold Time	tecah	30		30	_	ns
92	CAS to WE Delay Time	tecwd	80	_	80	_	ns
93	CAS Pulse width	tecas	55		55	_	ns
94	RAS Hold Time	tғаsн	55		55	_	ns
95	CAS Hold Time	tғсsн	85		85	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.


### **■ PACKAGE DIMENSIONS**

(Suffix: -PJ)



### ■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



### **■ PACKAGE DIMENSIONS (Continued)**

(Suffix: -PFTR)

