

LOW SKEW PLL-BASED CMOS CLOCK DRIVER

IDT54/74FCT88915 55/70/100/133 PRELIMINARY

FEATURES:

- 0.5 MICRON CMOS Technology
- Input frequency range: 2.5MHz f2Q Max. spec
- Max. output frequency: 133MHz
- Pin and function compatible with MC88915
- 5 non-inverting outputs, one inverted output, one 2x output, one +2 output; all outputs are TTL-compatible
- Output skew < 500ps (max.)
- Duty cycle distortion < 500ps (max.)
- Part-to-part skew: 0.55ns (from tPD max. spec)
- 36/–36mA drive at CMOS output voltage levels
- Available in 28 pin PLCC, LCC and SSOP packages

DESCRIPTION:

The IDT54/74FCT88915 uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock distribution for high performance PCs and workstations. One of the outputs


is fed back to the PLL at the FEEDBACK input resulting in essentially zero delay across the device. The PLL consists of the phase/frequency detector, charge pump, loop filter and VCO. The VCO is designed to run optimally between 20 MHz and f20 Max.

The IDT54/74FCT88915 provides 8 outputs with 500ps skew. The $\overline{Q5}$ output is inverted from the Q outputs. The 2Q runs at twice the Q frequency and Q/2 runs at half the Q frequency.

The FREQ_SEL control provides an additional \pm 2 option in the output path. PLL_EN allows bypassing of the PLL, which is useful in static test modes. When PLL_EN is low, SYNC input may be used as a test clock. In this test mode, the input frequency is not limited to the specified range and the polarity of outputs is complementary to that in normal operation (PLL_EN = 1). The LOCK output attains logic HIGH when the PLL is in steady-state phase and frequency lock.

The IDT54/74FCT88915 requires external loop filter components as recommended in Figure 5.

FUNCTIONAL BLOCK DIAGRAM



3054 drw 01


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JUNE 1994

@1994 Integrated Device Technology, Inc.

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Name	I/O	Description
SYNC(0)	I	Reference clock input.
SYNC(1)	1	Reference clock input.
REF_SEL	1	Chooses reference between SYNC (0) & SYNC (1). (Refer to functional block diagram).
FREQ_SEL	i	Selects between + 1 or + 2 frequency options. (Refer to functional block diagram).
FEEDBACK		Feedback input to phase detector.
RC1	1	Input for external RC network (loop filter connection).
Q0-Q4	0	Clock outputs.
Q5	0	Inverted clock output.
2Q	0	Clock output (2 x Q frequency).
Q/2	0	Clock output (Q frequency + 2).
LOCK	0	Indicates phase lock has been achieved (HIGH when locked).
RST	Ī	Asynchronous reset (Active LOW).
PLL_EN	1	Disables phase-lock for low frequency testing. (Refer to functional block diagram).

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
VTERM(3)	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	٧
	with Respect to	+0.5	+0.5	
	GND	40.5	70.5	
TA	Operating	0 to +70	-55 to +125	°C
	Temperature			L
TBIAS	Temperature	-55 to +125	-65 to +135	°C
	Under Bias		_	
Tstg	Storage	-55 to +125	-65 to +150	°C
	Temperature			
lout	DC Output	-60 to +120	-60 to +120	mΑ
	Current			

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = OV	4.5	6.0	pF
Соит	Output Capacitance	Vout = 0V	5.5	8.0	pF
NOTE:				30	54 lnk 03

NOTE: 3054 Inc. (

1. This parameter is measured at characterization but not tested.

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- Input and Vcc terminals.
- 3. Output and I/O terminals.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: Ta = 0°C to 70°C, $Vcc = 5.0V \pm 5\%$

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Vін	Input HIGH Level	Guaranteed Logic H	IGH Level	2.0			٧
VIL	Input LOW Level	Guaranteed Logic Logic	OW Level		_	8.0	٧
liн	Input HIGH Current	Vcc = Max. Vi = Vcc		_	_	±1	μΑ
liL	Input LOW Current	VI = GND			_	±1	μА
Vik	Clamp Diode Voltage	Vcc = Min., lin = -18mA		_	-0.7	-1.2	٧
Юрн	Output HIGH Current	Vcc = Max., VoH = 3.85V ⁽³⁾		-88	_		mA
IODL	Output LOW Current	VCC = Max., VOL = 1.0V(3)		88	_		mΑ
Vн	Input Hysteresis		_	_	100		m۷
Vон	Output HIGH Voltage	Vcc = Min.	Vcc = Min. IOH = -36mA		4.55	_	٧
Vol	Output LOW Voltage	Vcc = Min. lot = 36mA			0.27	0.44	٧
Iccl Icch	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc (Test mode, RC1 connected to GND)		_	2.0	4.0	mA

3054 tbl 02

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Co	nditions ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
ΔİCC	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = Vcc -2.1V ⁽³⁾		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. All Outputs Open	Vin = Vcc Vin = GND	_	0.5	0.7	mA/ MHz
CPD	Power Dissipation Capacitance	50% Duty Cycle			25	40	рF
lc	Total Power Supply Current ^(5,6)	Vcc = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50pF All other outputs open		_	65	80	mA
		Vcc = Max. PLL_EN = 1, LOCK = 1, FEEDBACK = Q4 SYNC frequency = 50MHz. Q4 loaded with 50Ω Thevenin termination. All other outputs open					mA
PD1	Power Dissipation	50Ω Thevenin termination @ 33MHz		_	120		mW
PD2	Power Dissipation	50Ω parallel termination	to GND @ 33MHz	_	300	_	mW

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. It is derived with Q frequency as the reference.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. ICC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + AICC DHNT + ICCD (f) + ILOAD
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Alcc = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - f = 2Q frequency
 - ILOAD = Dynamic Current due to load.

SYNC INPUT TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
TRISE/FALL	Rise/Fall Times, SYNC inputs (0.8V to 2.0V)	-	3.0	ns
Frequency	Input Frequency, SYNC Inputs	2.5(1)	2Q fmax	MHz
Duty Cycle	Input Duty Cycle, SYNC Inputs	25%	75%	

OUTPUT EREQUENCY SPECIFICATIONS

			Max. ⁽²⁾				
Symbol	Parameter	Min.	55	70	100	133	Unit
f2Q	Operating frequency 2Q Output	10	55	70	100	133	MHz
fQ	Operating frequency Q0-Q4, Q5 Outputs	5	27.5	35	50	66.7	MHz
fQ/2	Operating frequency Q/2 Output	2.5	13.75	17.5	25	33.3	MHz

NOTES:

1. Note 8 in "General AC Specification Notes" and Figure 5 describes this specification and its actual limits depending on the feedback connection.

9.7

2. Maximum operating frequency is guaranteed with the part in a phase locked condition and all outputs loaded with 50pF.

3054 tbl 07

3054 thi 05

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	Min.	Max.	Unit
trise/fall	Rise/Fall Time	CL = 50pF	1.0 ⁽²⁾	2.5	ns
All Outputs	(between 0.2 Vcc and 0.8 Vcc)	$RL = 500\Omega$			
trise/fall	Rise/Fall Time	Ct = 20pF &	0.5 ⁽²⁾	1.6	ns
2Q Output ⁽³⁾	(between 0.8V and 2.0 V)	termination ⁽⁷⁾			
tPULSE WIDTH	Output Pulse Width	CL = 50pF	0.5tcycle -0.5 ⁽⁵⁾	0.5tcYCLE +0.5(5)	ns
Q, Q Q/2 Outputs ⁽³⁾	Q0-Q4, Q5, Q/2 @ Vcc/2				
tpulse width	Output Pulse Width	CL = 50pF	0.5tcYCLE -1.0 ⁽⁵⁾	0.5tcycle +1.0 ⁽⁵⁾	ns
2Q Output ⁽³⁾	2Q Output @ Vcc/2				
tPULSE WIDTH	Output Pulse Width	Termination as	0.5tcycle -0.5 ⁽⁵⁾	0.5tcycle +0.5(5)	ns
2Q Output ⁽³⁾	2Q @ 1.5V	in note 7			
tPD	SYNC input to FEEDBACK delay	With $1M\Omega$ from RC1 to	–1 .05	-0,50	ns
SYNC-FEEDBACK(3)	(measured at SYNC0 or 1 and	Analog Vcc ⁽⁹⁾			
	FEEDBACK input pins)				
		With 1MΩ from RC1 to	1.25	3.25	ns
		Analog GND ⁽⁹⁾			
tskewr	Output to Output Skew between	CL = 50pF		500	ps
(rising) ^(3,4)	outputs 2Q, Q0-Q4, Q/2				
	(rising edges only)				
tskewf	Output to Output Skew between			500	ps
(falling)(3.4)	outputs 2Q, Q0-Q4,				
	(falling edges only)				
tskewall ^(3,4)	Output to Output Skew		_	500	ps
	2Q, Q/2, Q0-Q4 rising, Q5 falling				
tLOCK ⁽⁶⁾	Time required to acquire		1(2)	10	ms
	Phase-Lock from time				
	SYNC input signal is received				
trst	Propagation Delay, RST (High-to-Low)	İ	1.5 ⁽²⁾	8.0	ns
Reset - Q	to any Output (High-to-Low)				
trec(10)	Reset Recovery Time		9.0	_	ns
	Rising RST edge to falling SYNC edge				
tw ⁽¹⁰⁾	Minimum Pulse Width RST input LOW		5.0	_	ns

- GENERAL AC SPECIFICATION NOTES:

 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested.
- 3. These specifications are guaranteed but not production tested.
- 4. Under equally loaded conditions, CL = 50pF (±2pF), and at a fixed temperature and voltage.
- 5. tcycle = 1/frequency at which each output (Q, Q, Q/2 or 2Q) is expected to run.
- With Vcc fully powered-on and an output properly connected to the FEEDBACK pin. tLock Max. is with C1 = 0.1μF, tLock Min. is with C1 = 0.01μF. (Where C1 is loop filter capacitor shown in Figure 4).

7. These two specs (triss:/FALL and trul.se width 2Q output) guarantee that the FCT88915 meets the 68040 P-Clock input specification. For these two specs to be guaranteed by IDT, the termination scheme shown in the figure below must be used.




Figure 1. MC68040 P-Clock Input Termination Scheme

8. The wiring diagrams and written explanations in Figure 5 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether FREQ_SEL is high or low. Also it is possible to feed back the Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC frequency range for each possible configuration.

FREQ_SEL Level	Feedback Output	Allowable SYNC Input Frequency Range (MHz)	Corresponding VCO Frequency Range	Phase Relationship of the Q Outputs to Rising SYNC Edge
HIGH	Q/2	5 to (2Q fMAX Spec)/4	20 to (2Q fmax Spec)	0°
HIGH	Any Q (Q0-Q4)	10 to (2Q fмах Spec)/2	20 to (2Q fmax Spec)	0°
HIGH	Q5	10 to (2Q fmax Spec)/2	20 to (2Q fmax Spec)	180°
HIGH	2Q	20 to (2Q fmax Spec)	20 to (2Q fmax Spec)	0°
LOW	Q/2	2.5 to (2Q fмax Spec)/8	20 to (2Q fmax Spec)	0°
LOW	Any Q (Q0-Q4)	5 to (2Q fmax Spec)/4	20 to (2Q fmax Spec)	0°
LOW	Q5	5 to (2Q fmax Spec)/4	20 to (2Q fmax Spec)	180°
LOW	2Q	10 to (2Q fmax Spec)/2	20 to (2Q fmax Spec)	0°

9. A 1MΩ resistor tied to either Analog Vcc or Analog GND as shown below may be included to adjust SYNC to FEEDBACK delay. This technique causes a phase offset between the SYNC input and the output connected to the FEEDBACK input, measured at the input pins. The tro spec describes how this offset varies with process, temperature and voltage. Measurements were made with a 10MHz SYNC input and the Q/2 output fed back. The phase measurements were made at 1.5V. The Q/2 output was terminated at the FEEDBACK input with100Ω to Vcc and 100Ω to ground.




Figure 2a.Resistor To Analog GND Connection




Figure 2b. SYNC To Feedback Offset Resulting From Connection

Analog Vcc

1M\(\Omega\)
Reference
Resistor

RC1

RC1

RC1

RC1

Analog GND

Figure 3a, Resistor To Analog Vcc Connection

Shown In Fig 2a




Figure 3b. SYNC To Feedback Offset Resulting From Connection Shown in Fig 3a

10. These specs are valid only when PLL_EN is LOW (in test mode).

3054 drw 06




Figure 4. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915

NOTES:

- Figure 4 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure stable and jitter-free operation:
 - All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of long traces can cause undesirable voltage transients at the RC1 pin.
 - b. The 47Ω resistors, the 10μF low frequency bypass capacitor and the 0.1μF high frequency bypass capacitor form a wide bandwidth filter that will minimize the 88915's sensitivity to voltage transients from the system digital Vcc supply and ground planes. This filter will typically ensure that a 100mV step deviation on the digital Vcc supply will cause no more than a 100ps phase deviation on the 88915 outputs. A 250mV step deviation on Vcc using the recommended filter values should cause no more than a 250ps phase deviation. If a 25μF bypass capacitor is used (instead of 10μF) a 250mV Vcc step should cause no more than a 100ps phase deviation.


If good bypass techniques are used on a board design near components which may cause digital Vcc and ground noise, the above described Vcc step deviations should not occur at the 88915's digital Vcc supply. The purpose of the bypass filtering scheme shown in Figure 4 is to give the 88915 additional protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.

- c. There are no special requirements set forth for the loop filter resistors. The loop filter capacitor (0.1µF) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
- d. The reference resistor injects current into the internal charge pump of the PLL, causing a fixed offset between the outputs and the SYNC input. In addition to the bypass capacitors used in the analog filter of Figure 4 there should be a 0.1μF bypass capacitor between each of the other (digital) four Vcc pins and the board ground plane. This will reduce output switching noise caused by the 88915 outputs, in addition to reducing potential for noise in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915 package as possible.

The frequency relationship shown here is applicable to all Q outputs (Q0, Q1, Q2, Q3 and Q4).

1:2 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q/2 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q/2 and SYNC, thus the Q/2 frequency will equal the SYNC frequency. The Q outputs (Q0-Q4, $\overline{Q5}$) will always run at 2X the Q/2 frequency, and the 2Q output will run at 4X the Q/2 frequency.




Allowable Input Frequency Range: 5MHz to (f2Q MAX Spec)/4 (for FREQ_SEL HIGH) 2.5MHz to (f2Q MAX Spec) /8 (for FREQ_SEL LOW)

Figure 5a. Wiring Diagram and Frequency Relationships With Q/2
Output Feedback

1:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the Q4 output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of Q4 and SYNC, thus the Q4 frequency (and the rest of the "Q" outputs) will equal the SYNC frequency. The Q/2 output will always run at 1/2 the Q frequency, and the 2Q output will run at 2X the Q frequency.




Allowable Input Frequency Range:

10MHz to (f2Q MAX Spec /2 (for FREQ_SEL HIGH) 5MHz to (f2Q MAX Spec)/4 (for FREQ_SEL LOW)

Figure 5b. Wiring Diagram and Frequency Relationships With Q4
Output Feedback

2:1 INPUT TO "Q" OUTPUT FREQUENCY RELATIONSHIP

In this application, the 2Q output is connected to the FEEDBACK input. The internal PLL will line up the positive edges of 2Q and SYNC, thus the 2Q frequency will equal the SYNC frequency. The Q/2 output will always run at 1/4 the 2Q frequency, and the Q output will run at 1/2 the 2Q frequency.



Allowable Input Frequency Range: 20MHz to (f2Q MAX Spec) (for FREQ_SEL HIGH) 10MHz to (f2Q MAX Spec)/2 (for FREQ_SEL LOW)

Figure 5c. Wiring Diagram and Frequency Relationships With 2Q Output Feedback




Figure 6. Multiprocessing Application Using the FCT88915 for Frequency Multiplication and Low Board-to-Board skew

FCT88915 System Level Testing


When the PLL_EN pin is LOW, the PLL is bypassed and the FCT88915 is in low frequency "test mode". In test mode (with FREQ_SEL HIGH), the 2Q output is inverted from the selected SYNC input, and the Q outputs are divide-by-2 (negative edge triggered) of the SYNC input, and the Q/2 output is divide-by-4 (negative edge triggered). With FREQ_SEL LOW the 2Q output is divide-by-2 of the SYNC, the Q outputs divide-by-4, and the Q/2 output divide-by-8. These relationships can be seen in the block diagram. A

recommended test configuration would be to use SYNC0 or SYNC1 as the test clock input, and tie PLL_EN and REF_SEL together and connect them to the test select logic.


This functionality is needed since most board-level testers run at 1 MHz or below, and the FCT88915 cannot lock onto that low of an input frequency. In the test mode described above, any test frequency can be used.

9

TEST CIRCUITS AND WAVEFORMS TEST CIRCUIT FOR ALL OUTPUTS



PROPAGATION DELAY, OUTPUT SKEW



(These waveforms represent the configuration shown in Figure 6a)

NOTES:

- 1. The FCT88915 aligns rising edges of the FEEDBACK input and SYNC input, therefore the SYNC input does not require a 50% duty cycle.
- 2. All skew specs are measured between the Vcc/2 crossing point of the appropriate output edges. All skews are specified as "windows", not as ± deviation around a center point.
- 3. If a Q output is connected to the FEEDBACK input (this situation is not shown), the Q output frequency would match the SYNC input frequency, the 2Q output would run at twice the SYNC frequency and the Q/2 output would run at half the SYNC frequency.

ORDERING INFORMATION

