



FEATURES

- 128KB/256KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- Ideal for use with i486-based systems
- Uses IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and IDT71B74 cache-tag RAM
- Operates with external i486™ speeds of 25 and 33MHz
- Concurrent snooping is supported
- Software Instruction flushing is supported
- Write-protect function is detailed in IDT Technical Note TN-14
- 64-position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


DESCRIPTION

The IDT7MP6104/7MP6105 is a 128KB/256KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems. The IDT7MP6104/7MP6105 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs, IDT74FCT162373 Double-Density™ 16-bit latches along with cache control logic in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, -high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" x 0.215" x 1.3" (LxWxH) for the 7MP6104 version while the 7MP6105 has a width of 0.420".

All inputs and outputs of the IDT7MP6104/7MP6105 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM



2904 dnw 01

The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

**PIN CONFIGURATION<sup>(1)</sup>**

GND	65	1	GND
RESET	66	2	CLK
V <sub>CC</sub>	67	3	V <sub>CC</sub>
NC	68	4	NC
M/ <sub>IO</sub>	69	5	D/ <sub>C</sub>
FLUSH	70	6	BLAST
EADS	71	7	BOFF
GND	72	8	GND
ADS	73	9	W/R
BE <sub>0</sub>	74	10	BE <sub>1</sub>
BE <sub>2</sub>	75	11	BE <sub>3</sub>
NC	76	12	CS
CRDY	77	13	CKEN
GND	78	14	GND
CBRDY	79	15	BRDYO
SKEN	80	16	START
WP	81	17	NC
PRSN	82	18	NC
NC	83	19	NC
NC	84	20	NC
A <sub>2</sub>	85	21	A <sub>3</sub>
V <sub>CC</sub>	86	22	V <sub>CC</sub>
A <sub>4</sub>	87	23	A <sub>5</sub>
A <sub>6</sub>	88	24	A <sub>7</sub>
A <sub>8</sub>	89	25	A <sub>9</sub>
A <sub>10</sub>	90	26	A <sub>11</sub>
A <sub>12</sub>	91	27	A <sub>13</sub>
A <sub>14</sub>	92	28	A <sub>15</sub>
A <sub>16</sub>	93	29	A <sub>17</sub>
GND	94	30	GND
A <sub>18</sub>	95	31	A <sub>19</sub>
A <sub>20</sub>	96	32	A <sub>21</sub>
A <sub>22</sub>	97	33	A <sub>23</sub>
A <sub>24</sub>	98	34	A <sub>25</sub>
A <sub>26</sub>	99	35	A <sub>27</sub>
A <sub>28</sub>	100	36	A <sub>29</sub>
A <sub>30</sub>	101	37	A <sub>31</sub>
GND	102	38	GND
D <sub>0</sub>	103	39	D <sub>1</sub>
D <sub>2</sub>	104	40	D <sub>3</sub>
D <sub>4</sub>	105	41	D <sub>5</sub>
V <sub>CC</sub>	106	42	V <sub>CC</sub>
D <sub>6</sub>	107	43	D <sub>7</sub>
GND	108	44	GND
DP <sub>0</sub>	109	45	DP <sub>1</sub>
D <sub>8</sub>	110	46	D <sub>9</sub>
D <sub>10</sub>	111	47	D <sub>11</sub>
D <sub>12</sub>	112	48	D <sub>13</sub>
GND	113	49	GND
D <sub>14</sub>	114	50	D <sub>15</sub>
D <sub>16</sub>	115	51	D <sub>17</sub>
D <sub>18</sub>	116	52	D <sub>19</sub>
D <sub>20</sub>	117	53	D <sub>21</sub>
GND	118	54	GND
D <sub>22</sub>	119	55	D <sub>23</sub>
DP <sub>2</sub>	120	56	DP <sub>3</sub>
D <sub>24</sub>	121	57	D <sub>25</sub>
D <sub>26</sub>	122	58	D <sub>27</sub>
GND	123	59	GND
D <sub>28</sub>	124	60	D <sub>29</sub>
D <sub>30</sub>	125	61	D <sub>31</sub>
V <sub>CC</sub>	126	62	V <sub>CC</sub>
ID <sub>1</sub>	127	63	ID <sub>0</sub>
GND	128	64	GND

**SIMM  
TOP VIEW**

2904 drw 02

**NOTE:**

1. Module pins 63 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.

2904 tbl 05

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	mA

2904 tbl 01

**NOTE:**

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 5ns.

2904 tbl 02

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 5%

2904 tbl 03

**CAPACITANCE<sup>(1, 2)</sup>**

(T<sub>A</sub> = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	7MP6104/5	Unit
C <sub>IN</sub>	Input Capacitance (Address, Control)	V <sub>IN</sub> = 0V	15/25	pF
C <sub>IN</sub>	Input Capacitance (CLK)	V <sub>IN</sub> = 0V	45/80	pF
C <sub>OUT</sub>	Output Capacitance (Control)	V <sub>IN</sub> = 0V	15/15	pF
C <sub>I/O</sub>	Data I/O Capacitance	V <sub>OUT</sub> = 0V	10/20	pF

**NOTES:**

- These parameters are guaranteed by design but not tested.
- These parameters are maximum values.

2904 tbl 04

**ID TRUTH TABLE**

ID1	ID0	Cache Size
1	1	128KB cache module
1	0	256KB cache module
0	1	512KB cache module
0	0	1MB cache module



**PIN DESCRIPTION**

Symbol	Parameter	Type	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MP6104/5's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MP6104/5 to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/IO	Memory/I/O	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MP6104/5.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
D/C	Data/Control	Input	N/A	This pin is connected to the D/C# pin of the i486 CPU. It is used by the IDT7MP6104/5 in conjunction with M/IO, W/R, and BE0-3 to determine when a software flush is being executed by the i486.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MP6104/5's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MP6104/5 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MP6104/7MP6105 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MP6104/5 cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MP6104/5. The IDT7MP6104/5 will also put its data bus into a high-impedance state. The IDT7MP6104/5 will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hard-wired to ground. It tells the system logic that the IDT7MP6104/5 is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MP6104/5.
BE0-BE3	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	Chip Select	Input	LOW	Chip select can be used for depth expansion. CS must be asserted for EADS or ADS to be recognized by the IDT7MP6104/5.
D0-D31	Processor Data Lines	I/O	N/A	These are the data inputs from either the i486 or the system memory. D0-D7 define the least significant byte while D24-D31 define the most significant byte.
DP0-DP3	Data Parity	I/O	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MP6104/5. The IDT7MP6104/5 will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MP6104/5 will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MP6104/5 will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MP6104/5 to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRP	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MP6104/5.
EADS	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MP6104/5 address bus. CS must be asserted for EADS to be recognized by the IDT7MP6104/5.

## FUNCTIONAL DESCRIPTION

### Basic Operation

The IDT7MP6104/7MP6105 is a complete secondary cache subsystem designed for use with the Intel i486 CPU. The IDT7MP6104/7MP6105 is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MP6104/7MP6105 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MP6104/7MP6105 also features single pin reset and cache flush capabilities.

The IDT7MP6104/7MP6105 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

### Reset

The IDT7MP6104/7MP6105 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

### Flush

The entire cache contents of the IDT7MP6104/7MP6105 is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the cache control logic.

The IDT7MP6104/7MP6105 is also flushed when the i486 executes an INVD or a WBINVD command. The IDT7MP6104/7MP6105 determines the execution of these commands by detecting when the i486 issues a flush special bus cycle. The flush special bus cycle is indicated by the i486 when the  $\overline{D}/\overline{C}=0$ ,  $M/\overline{IO}=0$ ,  $W/\overline{R}=1$ ,  $\overline{BE}_3=1$ ,  $\overline{BE}_2=1$ ,  $\overline{BE}_1=0$ , and  $\overline{BE}_0=1$ .

### Read

The IDT7MP6104/7MP6105 recognizes the initiation of a read cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with  $M/\overline{IO}$  HIGH and  $W/\overline{R}$  LOW. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MP6104/7MP6105 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MP6104/7MP6105 will burst back a line of data to the CPU.

The IDT7MP6104/7MP6105 will not accept data returned in zero wait states. The earliest the IDT7MP6104/7MP6105 can accept data is the cycle after START is asserted.

The IDT7MP6104/7MP6105 will consider the data returned from the memory system as cacheable if  $\overline{SKEN}$  is sampled LOW at least one cycle before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is first asserted. The IDT7MP6104/7MP6105 will load the data word returned from the memory system into the cache each time  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is

considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MP6104/7MP6105 will only validate the line of data returned from the memory system if  $\overline{SKEN}$  is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW. The line fill is aborted if  $\overline{BLAST}$  is sampled LOW concurrent with  $\overline{CBRDY}$  or  $\overline{CRDY}$  being sampled LOW prior to the last data word transfer.

The IDT7MP6104/7MP6105 will consider the data returned as non-cacheable if  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW before, or concurrently, with  $\overline{SKEN}$  prior to the first word transfer. Therefore, to avoid a potential performance penalty,  $\overline{SKEN}$  should not be asserted prior to  $\overline{CBRDY}$  or  $\overline{CRDY}$  if the data is considered non-cacheable, since the IDT7MP6104/7MP6105 will invalidate a line of data if  $\overline{SKEN}$  is sampled LOW before  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled LOW during a read miss.

The IDT7MP6104/7MP6105 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when  $\overline{SKEN}$  is sampled LOW at the beginning of a line fill and again when  $\overline{SKEN}$  is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MP6104/7MP6105 detects that the input address is contained in the cache, the IDT7MP6104/7MP6105 will supply data to the CPU. The IDT7MP6104/7MP6105 starts bursting data back to the CPU in the first T2 cycle. The IDT7MP6104/7MP6105 then transfers a new data word in each subsequent T2 cycle until  $\overline{BLAST}$  is asserted to the cache. The IDT7MP6104/7MP6105 also forces  $\overline{START}$  HIGH and  $\overline{BRDY}$  LOW in the first T2 cycle.  $\overline{CKEN}$  is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

### Write

The IDT7MP6104/7MP6105 recognizes the initiation of a write cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled LOW with  $M/\overline{IO}$  HIGH and  $W/\overline{R}$  HIGH. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when  $\overline{CRDY}$  or  $\overline{CBRDY}$  is returned from the system. The IDT7MP6104/7MP6105 requires the address to be valid in the cycle that the data is written to the cache, i.e. when  $\overline{CRDY}$  or  $\overline{CBRDY}$  is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MP6104/7MP6105 ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MP6104/7MP6105 will assert  $\overline{START}$  until  $\overline{CRDY}$  or  $\overline{CBRDY}$  is returned from the system.

**Invalidation**

An invalidation is initiated by the simultaneous assertion of  $\overline{\text{EADS}}$  and  $\overline{\text{CS}}$ . If  $\overline{\text{EADS}}$  and  $\overline{\text{ADS}}$  are asserted simultaneously,  $\overline{\text{ADS}}$  is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MP6104/7MP6105 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MP6104/7MP6105 requires two cycles after the assertion of  $\overline{\text{EADS}}$  to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MP6104/7MP6105 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MP6104/7MP6105 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after  $\overline{\text{SKEN}}$  is first sampled LOW during a line fill, the cycle(s) after sampling  $\overline{\text{SKEN}}$  LOW concurrent with (or after)

the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

**Backoff**

A cache backoff is initiated by the assertion of  $\overline{\text{BOFF}}$ .  $\overline{\text{BOFF}}$  interrupts any other cache cycle that the IDT7MP6104/7MP6105 is servicing. The cycle after  $\overline{\text{BOFF}}$  is sampled LOW, the IDT7MP6104/7MP6105 will float its data bus, and the output control signals are driven to their idle levels, i.e.  $\overline{\text{CKEN}}$  LOW,  $\overline{\text{START}}$  HIGH and  $\overline{\text{BRDYO}}$  HIGH. When  $\overline{\text{BOFF}}$  is asserted, the IDT7MP6104/7MP6105 ignores all cache cycles except for invalidations; however, the IDT7MP6104/7MP6105 will still recognize the assertion of RESET or FLUSH when  $\overline{\text{BOFF}}$  is asserted.

**DC ELECTRICAL CHARACTERISTICS**

( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$ )


Symbol	Parameter	Test Condition	7MP6104/5 Min.	7MP6104/5 Max.	Unit
I <sub>LI</sub>	Input Leakage Current (Data)	$V_{CC} = \text{Max}$ , $V_{IN} = \text{GND to } V_{CC}$	—	10/20	$\mu A$
I <sub>LI</sub>	Input Leakage Current (Address)	$V_{CC} = \text{Max}$ , $V_{IN} = \text{GND to } V_{CC}$	—	10	$\mu A$
I <sub>LI</sub>	Input Leakage Current (Control)	$V_{CC} = \text{Max}$ , $V_{IN} = \text{GND to } V_{CC}$	-10/-300	10/60	$\mu A$
I <sub>LI</sub>	Input Leakage Current (CLK)	$V_{CC} = \text{Max}$ , $V_{IN} = \text{GND to } V_{CC}$	-50/-380	50/140	$\mu A$
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$ , $V_{CC} = \text{Max}$ .	—	10/20	$\mu A$
V <sub>OLD</sub>	Output Low Voltage (Data)	$I_{OL} = 8mA$ , $V_{CC} = \text{Min}$ .	—	0.4	V
V <sub>OLC</sub>	Output Low Voltage (Control)	$I_{OL} = 12mA$ , $V_{CC} = \text{Min}$ .	—	0.5	V
V <sub>OHD</sub>	Output High Voltage (Data)	$I_{OH} = -4mA$ , $V_{CC} = \text{Min}$ .	2.4	—	V
V <sub>OHC</sub>	Output High Voltage (Control)	$I_{OH} = -2mA$ , $V_{CC} = \text{Min}$ .	2.4	—	V
I <sub>CC</sub>	Operating Power Supply Current	$V_{CC} = \text{Max}$ , $\overline{\text{CS}} \leq V_{IL}$ , $f = f_{MAX}$ , Outputs Open	—	1350/3050	mA

2904 tbl 07

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2904 tbl 08



2904 drw 03

\*including scope and jig

Figure 1. Output Load



2904 drw 04

\*including scope and jig

Figure 2. Output Load (for t<sub>OHZ</sub>, t<sub>CHZ</sub>, t<sub>OLZ</sub> and t<sub>CLZ</sub>)

### AC ELECTRICAL CHARACTERISTICS


(V<sub>CC</sub> = 5.0V ± 5%, T<sub>A</sub> = 0° to +70°C)

Symbol	Parameter	7MP6104/5S33M		Unit
		Min.	Max.	
t <sub>1</sub>	Clock Period	30	—	ns
t <sub>2</sub>	Clock HIGH Time	11	—	ns
t <sub>3</sub>	Clock LOW Time	11	—	ns
t <sub>4</sub>	A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ Set-up Time	13	—	ns
t <sub>5</sub>	A <sub>2</sub> -A <sub>31</sub> , $\overline{BE_0}$ - $\overline{BE_3}$ Hold Time	10	—	ns
t <sub>6</sub>	A <sub>4</sub> -A <sub>31</sub> Line Fill Set-up Time	5	—	ns
t <sub>7</sub>	$\overline{ADS}$ , M/ $\overline{IO}$ , W/ $\overline{R}$ , D/ $\overline{C}$ Set-up Time	13	—	ns
t <sub>8</sub>	$\overline{ADS}$ , M/ $\overline{IO}$ , W/ $\overline{R}$ , D/ $\overline{C}$ Hold Time	3	—	ns
t <sub>9</sub>	$\overline{BLAST}$ , $\overline{CS}$ Set-up Time	9	—	ns
t <sub>10</sub>	$\overline{BLAST}$ , $\overline{CS}$ Hold Time	3	—	ns
t <sub>11</sub>	$\overline{CRDY}$ , $\overline{CBRDY}$ Set-up Time	11	—	ns
t <sub>12</sub>	$\overline{CRDY}$ , $\overline{CBRDY}$ Hold Time	3	—	ns
t <sub>13</sub>	$\overline{SKEN}$ Set-up Time	9	—	ns
t <sub>14</sub>	$\overline{SKEN}$ Hold Time	3	—	ns
t <sub>15</sub>	D <sub>0</sub> -D <sub>31</sub> , DP <sub>0</sub> -DP <sub>3</sub> Set-up Time	5	—	ns
t <sub>16</sub>	D <sub>0</sub> -D <sub>31</sub> , DP <sub>0</sub> -DP <sub>3</sub> Hold Time	3	—	ns
t <sub>17</sub>	$\overline{EADS}$ Set-up Time	9	—	ns
t <sub>18</sub>	$\overline{EADS}$ Hold Time	3	—	ns
t <sub>19</sub>	A <sub>4</sub> -A <sub>31</sub> Set-up Time (Snoop)	6	—	ns
t <sub>20</sub>	A <sub>4</sub> -A <sub>31</sub> Hold Time (Snoop)	10	—	ns
t <sub>21</sub>	RESET, FLUSH Set-up Time	9	—	ns
t <sub>22</sub>	RESET, FLUSH Hold Time	3	—	ns
t <sub>23</sub>	RESET, FLUSH Pulse Width	80	—	ns
t <sub>24</sub>	$\overline{BRDY0}$ Valid	—	16	ns
t <sub>25</sub>	$\overline{CKEN}$ Valid	—	15	ns
t <sub>26</sub>	$\overline{START}$ Valid	—	16	ns
t <sub>27</sub>	D <sub>0</sub> -D <sub>31</sub> , DP <sub>0</sub> -DP <sub>3</sub> Valid (Read Hit)	—	24	ns
t <sub>28</sub>	WP Set-up Time	9	—	ns
t <sub>29</sub>	WP Hold Time	3	—	ns
t <sub>30</sub>	$\overline{BOFF}$ Set-up Time	9	—	ns
t <sub>31</sub>	$\overline{BOFF}$ Hold Time	3	—	ns

2904 tbl 09

7


**TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)<sup>(1)</sup>**



**NOTE:**  
1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2904 drw 05

**TIMING WAVEFORM OF A RESET OPERATION**



2904 drw 06

**TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)<sup>(1)</sup>**  
 (NON-WRITE PROTECTED)



**NOTE:**  
 1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2904 drw 07

7



**TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)<sup>(1)</sup>**

(WRITE PROTECTED)




**NOTE:**

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2904 dw 08


**TIMING WAVEFORM OF A CACHE INVALIDATION<sup>(1)</sup>**



**NOTE:**  
 1. If EADS and ADS are asserted simultaneously, ADS is ignored.


2904 drw 09

**TIMING WAVEFORM OF A BACKOFF OPERATION**



2904 drw 10

**TIMING WAVEFORM OF A WRITE CYCLE<sup>(1, 2)</sup>**




**NOTES:**

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.
2. For a write hit, data in the IDT7MP6104/7MP6105 is updated.

2904 drw 11

### PACKAGE DIMENSIONS


#### 7MP6104



2904 drw 12


7

7MP6105



**ORDERING INFORMATION**

2904 drw 13



2904 drw 14