

16K x 16 Bit Asynchronous/Latched Address Fast Static RAM

The MCM62995A is a 262,144 bit latched address static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, active high and active low chip enables, separate upper and lower byte write strobes, and a fast output enable. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 3.3 V or 5 V TTL compatible by choice of the appropriate output bus power supply.

Address, data in, and chip enable latches are provided. When latch enable (LE for address and chip enables and DL for data in) is high, the address, data in, and chip enable latches are in the transparent state. If latch enable (LE, DL) is tied high, the device can be used as an asynchronous SRAM. When latch enable (LE, DL) is low, the address, data in and chip enable latches are in the latched state. This input latch simplifies read and write cycles by guaranteeing address and data-in hold time in a simple fashion.

Dual write strobes (BWL and BWH) are provided to allow individually writeable bytes. BWL controls DQ0 – DQ7 (the lower bits), while BWH controls DQ8 – DQ15 (the upper bits).

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition, the output buffer power pins are electrically isolated from the other two and supply power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state thereby allowing simplified transmission line terminations.

The MCM62995A is available in a 52 pin plastic leaded chip carrier (PLCC). This device is ideally suited for systems which require wide data bus widths, cache memory and tag RAMs. See Figure 2 for applications information.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Buffers
- Fast Access Times: 12/15/20/25 ns Max
- · Byte Writeable via Dual Write Strobes with Abort Write Capability
- · Separate Data Input Latch for Simplified Write Cycles
- Address and Chip Enable Input Latches
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52 Lead PLCC Package

MCM62995A

FN PACKAGE PLASTIC CASE 778

PIN ASSIGNMENT



PIN NAMES
A0 – A13 Address Inputs
LE Latch Enable
DL Data Latch Enable
W Write Enable
BWL Byte Write Strobe Low
BWH Byte Write Strobe High
E Active High Chip Enable
E Active Low Chip Enable
G Output Enable
DQ0 - DQ15 Data Input/Output
V _{CC} +5 V Power Supply
VCCQ Output Buffer Power Supply
VSSQ Output Buffer Ground
VSS Ground
NC No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

BLOCK DIAGRAM



TRUTH TABLE

Es	w	BWL	BWH	LE	DL	ā	Mode	Supply Current	I/O Status
F	x	х	x	х	х	х	Deselected Cycle	^I SB	High-Z
т	н	X	x	н	х	н	Read Cycle	ICC 1	High-Z
Т	н	x	х	н	x	L	Read Cycle	lcc	Data Out
т	н	х	x	L	х	L	Latched Read Cycle	lcc	Data Out
Т	L	L	L	н	н	х	Write Cycle All Bits	lcc	High-Z
т	L	н	н	х	x	x	Aborted Write Cycle	ICC	High-Z
т	L	L	н	н	н	х	Write Cycle Lower 8 Bits	lcc	High-Z
т	L	н	L	н	L	x	Write Cycle Upper 8 Bits Latched Data-In	lcc	High-Z
Т	L	L	L	L	L	х	Latched Write Cycle Latched Data-In	lcc	High-Z

NOTE: True (T) is E = 1 and E = 0. E, E, and Addresses satisfy the specified setup and hold times for the falling edge of LE. Data-in satisfies the specified setup and hold times for falling edge of DL.

ABSOLUTE MAXIMUM RATINGS	(Voltages Referenced to $V_{SS} = V_{SSQ} = 0 V$)
--------------------------	--

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	v
Voltage Relative to V _{SS} /V _{SSQ} for Any Pin Except V _{CC} and V _{CCQ}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	v
Output Current (per I/O)	lout	±20	mA
Power Dissipation	PD	2.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	Tstg	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High-Z at power up.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = V_{CCQ} = 5.0 V \pm 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = V_{SSQ} = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vccq	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3	v
Input Low Voltage	VIL	- 0.5*		0.8	V

* V_{IL} (min) = - 3.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	-	—	± 1.0	μA
Output Leakage Current (G = VIH)	likg(O)	-		± 1.0	μA
AC Supply Current (I _{Out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{AVAV} min)	ICCA12 ICCA15 ICCA20 ICCA25		295 275 265 255	350 330 320 310	mA
$\begin{array}{l} \mbox{Standby Current (E = V_{IL}, \overline{E} = V_{IH}, I_{out} = 0 \mbox{ mA, All inputs = V_{IL} or V_{IH}, \\ V_{IL} = 0 \mbox{ V and } V_{IH} \geq 3.0 \mbox{ V, Cycle Time} \geq t_{AVAV} \mbox{ min}) \end{array}$	ISB	-	40	50	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	-	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	—	—	V

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0 – DQ15)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0 - DQ15)	Cout	8	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 3.3 \text{ V or } 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level	1.5 V
Input Pulse Levels	0 to 3.0 V
Input Rise/Fall Time	3 ns

 Output Timing Reference Level
 1.5 V

 Output Load
 See Figure 1 Unless Otherwise Noted

ASYNCHRONOUS READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		6299	5A-12	6299	5A-15	62995A-20		62995A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	t _{AVAV}	15	-	15	-	20	-	25	-	ns	5
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid Output Enable Low to Output Valid	^t AVQV ^t ETQV ^t GLQV		12 12 5	 	15 15 6		20 20 8		25 25 10	ns	6
Output Hold from Address Change	tAXQX	4	—	4	-	4	_	4	- 1	ns	
Output Buffer Control: E, Ē "True" to Output Active G Low to Output Active E, Ē "False" to Output High-Z G High to Output High-Z	^t ETQX ^t GLQX ^t EFQZ ^t GHQZ	2 2 2 2	 9 5	2 2 2 2	 9 6	2 2 2 2	 	2 2 2 2		ns	7
Power Up Time	^t ETICCA	0	-	0	-	0	—	0	-	ns	

NOTES:

1. LE and DL are equal to $V_{I\!H}$ for all asynchronous cycles.

2. Write Enable is equal to VIH for all read cycles.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

4. EF is defined by E going high or E going low.

5. All read cycle timing is referenced from the last valid address to the first transitioning address.

6. Addresses valid prior to or coincident with \overline{E} going low or E going high.

 Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tEFQZ is less than tETQX and tGHQZ is less than tGLQX for a given device.

AC TEST LOADS



NOTE: For information on output I-V characteristics, see Chapter 8, Section 1.

ASYNCHRONOUS READ CYCLES



		6299	5A-12	6299	5A-15	62995A-20 62995A-25		5A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times	tavav	15		15	-	20	-	25	-	ns	6
Setup Times: Address Valid to End of Write Address Valid to E, Ē "False" Address Valid to W Low Address Valid to W Low Address Valid to E, Ē "True" Data Valid to Ē or Ē "False" Byte Write Low to W High Byte Write High to W Low (Abort) Byte Write Low to E, Ē "False"	tavwh tavef tavwl tavet tovwh tovef tBwxLwh tBwxLwh tBwxLef	10 10 0 5 5 4 0 4		13 13 0 6 6 6 0 6		15 15 0 8 8 8 8 0 8		20 20 0 10 10 10 0 10		ns	2
Hold Times: W High to Address Invalid E, E "False" to Address Invalid W High to Data Invalid E, E "False" to Data Invalid W High to Byte Write Invalid E, E "False" to Byte Write Invalid	^t WHAX ^t EFAX ^t WHDX ^t EFDX ^t WHBWxX ^t EFBWxX	0 0 0 2 2		0 0 0 2 2		0 0 0 2 2	- - - - -	0 0 0 2 2		ns	
Write Pulse Width: Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	^t WLWH ^t WLEF ^t ETWH ^t ETEF	12 12 12 12		13 13 13 13		15 15 15 15		20 20 20 20		ns	9 8 8, 9
Output Buffer Control: W High to Output Valid W High to Output Active W High to Output High-Z	twhqv twhqx twLqz	12 5 0	 	18 5 0	 	20 5 0	 9	25 5 0	 10	ns	10 7, 10

ASYNCHBONOUS WRITE CYCLE TIMING (See Notes 1, 2, 3, 4, and 5)

NOTES:

1. LE and DL are equal to VIH for all asynchronous cycles.

2. A write occurs during the overlap of ET, \overline{W} low and \overline{BWx} low. An aborted write occurs when \overline{BWx} remains at V_{IH} while \overline{W} is low.

3. Write must be equal to VIH for all address transitions.

4. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

5. EF is defined by E going high or E going low.

6. All write cycle timing is referenced from the last valid address to the first transitioning address.

7. If \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.

8. If E and E goes true coincident with or after W goes low the output will remain in a high impedance state.

9. If E or E goes false coincident with or before W goes high the output will remain in a high impedance state. 10. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tWLQZ is less than tWHQX for a given device.

ASYCHRONOUS WRITE CYCLE



LATCHED READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		62995	5A-12	62995	5A-15	62995A-20		62995A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Times	t AVAV	15	_	15	—	20	—	25	_	ns	5
Access Times: Address Valid to Output Valid E, Ē "True" to Output Valid LE High to Output Valid Output Enable Low to Output Valid	^t AVQV ^t ETQV ^t LEHQV ^t GLQV		12 12 12 5		15 15 15 6		20 20 20 8		25 25 25 10	ns	5 6
Setup Times: Address Valid to LE Low E, Ē "Valid" to LE Low Address Valid to LE High E, Ē "Valid" to LE High	^t AVLEL ^t EVLEL ^t AVLEH ^t EVLEH	2 2 0 0		2 2 0 0		2 2 0 0		2 2 0 0		ns	6 6
Hold Times: LE Low to Address Invalid LE Low to E, Ē "Invalid"	^t LELAX ^t LELEX	3 3	-	3 3	1 1	3 3	_	3 3	_	ns	6
Output Hold: Address Invalid to Output Invalid LE High to Output Invalid	^t AXQX ^t LEHQX1	4 4		4		4 4	_	4 4		ns	
Latch Enable High Pulse Width	tLEHLEL	5	-	5	1	5	-	5	-	ns	
Output Buffer Control: E, \vec{E} "True" to Output Active G Low to Output Active LE High to Output Active E, \vec{E} "False" to Output High-Z LE High to Output High-Z G High to Output High-Z	^t ETQX ^t GLQX ^t LEHQX2 ^t EFQZ ^t LEHQZ ^t GHQZ	2 2 2 2 2 2 2 2	995	2 2 2 2 2 2 2 2 2	໑໑᠖	2 2 2 2 2 2 2		2 2 2 2 2 2 2	 10 10 10	ns	7

NOTES:

1. Write Enable is equal to VIH for all read cycles.

2. All read cycle timing is referenced from the last valid address to the first transitioning address.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

EF is defined by E going high or E going low.

5. Addresses valid prior to or coincident with \overline{E} going low and E going high

All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).

 Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tEFQZ is less than tETQX and tLEHQZ is less than tLEHQX2 and tGHQZ is less than tGLQX for a given device. LATCHED READ CYCLES



	<u> </u>	6299	5A-12	6299	5A-15	6299	5A-20	6299	5A-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Times: Address Valid to Address Valid LE High to LE High	tavav tlehleh	15 15	_	15 15	_	20 20	=	25 25	=	ns	5
Setup Times: Address Valid to End of Write Address Valid to End of Write E, E "Valid" to LE Low Address Valid to LE Low E, E "Valid" to LE High Address Valid to LE High LE High to \overline{W} Low Address Valid to \overline{W} Low Address Valid to \overline{W} Low Address Valid to \overline{W} Low Data Valid to DL Low Data Valid to DL Low Data Valid to E or \overline{E} "False" DL High to \overline{W} High DL High to \overline{E} E"False" Byte Write Low to \overline{W} High Byte Write Low to \overline{W} High Byte Write High to \overline{W} Low (Abort)	tavwh tavef tevlel tavleh tavleh terlehwl tavet tavvet tovdlt tovdef tolhwh tolhef tbwxlwh tbwxlwh	10 10 2 2 0 0 0 0 0 2 5 5 5 5 5 4 4 0		13 13 2 2 0 0 0 0 0 0 2 6 6 6 6 6 6 6 6 0		15 15 2 0 0 0 0 0 2 8 8 8 8 8 8 8 8 8 8 8 8 8		20 20 2 0 0 0 0 2 10 10 10 10 10 10 0 0		ns	
Hold Times: LE Low to E, Ē "Invalid" LE Low to Address Invalid DL Low to Data Invalid W High to Address Invalid E, Ē "False" to Address Invalid W High to Data Invalid E, Ē "False" to Data Invalid W High to DL High E, Ē "False" to DL High W High to Byte Write Invalid E, Ē "False" to Byte Write Invalid E, Ē "False" to Byte Write Invalid W High to LE High	tLELEX tLELAX tDLLDX tWHAX tEFAX tWHDX tEFDX tWHDLH tEFDLH tEFDLH tEFBUXX tWHLEH	3 3 2 0 0 0 0 0 0 0 2 2 0		3 3 2 0 0 0 0 0 0 0 2 2 0		3 3 2 0 0 0 0 0 0 2 2 0		3 3 2 0 0 0 0 0 0 2 2 0	- - - - - - - - - - - -	ns	55
Write Pulse Width: LE High to ₩ High Write Pulse Width Write Pulse Width Enable to End of Write Enable to End of Write	^t LEHWH ^t WLWH ^t WLEF ^t ETWH ^t ETEF	12 12 12 12 12 12		13 13 13 13 13 13		15 15 15 15 15	 	20 20 20 20 20		ns	6 9 8 8,9
Latch Enable High Pulse Width	LEHLEL	5	—	5	-	5		5	-	ns	
Output Buffer Control: W High to Output Valid W High to Output Active W Low to Output High-Z	^t WHQV ^t WHQX ^t WLQZ	12 5 0	 9	15 5 0		20 5 0	 9	25 5 0		ns	10 7, 10

NOTES:

1. A write occurs during the overlap of ET, W low and BWx low. An aborted write occurs when BWx remians at VIH while W is low.

2. Write must be equal to VIH for all address transitions.

3. ET is defined by E going low coincident with or after E goes high, or E going high coincident with or after E goes low.

4. EF is defined by E going high or E going low.

5. All write cycle timing is referenced from the last valid address to the first transitioning address.

6. All latched inputs must meet the specified setup and hold times with stable logic levels for ALL falling edges of latch enable (LE) and data latch enable (DL).

7. If G goes low coincident with or after W goes low, the output will remain in a high impedance state

8. If E and E goes true coincident with or after W goes low the output will remain in a high impedance state.

9. If E or \overline{E} goes false coincident with or before \overline{W} goes high the output will remain in a high impedance state.

10. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tWLQZ is less than tWHQX for a given device.

LATCHED WRITE CYCLES









