

32768-word × 9-bit High Speed CMOS Static RAM \* under development


**Description**

The CXK59288P/J is a high speed CMOS static RAM which consists of 32768-word × 9-bit. It operates at 15ns/17ns/20ns/25ns access time from 5V single power supply.

**Features**

- High speed, low power consumption :
 

Access time (Max.)	Power consumption (Typ., Cycle=Min.)
CXK59288P/J-15	15ns
CXK59288P/J-17	17ns
CXK59288P/J-20	20ns
CXK59288P/J-25	25ns
	500mW
	450mW
	400mW
	350mW
- Single +5V power supply :
  - 15/17 5V ± 5%
  - 20/25 5V ± 10%
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible all inputs and outputs.
- Available in 32 pin 300mil DIP, 300mil SOJ package.




**Function**

32768-word × 9-bit static RAM

**Structure**


Silicon gate CMOS IC

**Block Diagram**



**Pin Configuration**

(Top View)



**Pin Description**

Symbol	Description
A0 to A14	Address input
I/O1 to I/O9	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+5V power supply
GND	Ground
NC	Non connection

**Absolute Maximum Ratings**

(Ta = 25°C, GND = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	- 0.5* to + 7.0	V
Input voltage	V <sub>IN</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Input and output voltage	V <sub>I/O</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Allowable power dissipation	P <sub>D</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to + 70	°C
Storage temperature	T <sub>stg</sub>	- 55 to + 150	°C
Soldering temperature • time	T <sub>solder</sub>	260 • 10	°C • sec

\* V<sub>CC</sub>, V<sub>IN</sub>, V<sub>I/O</sub> = - 3.5V Min. for pulse width less than 20ns.**Truth Table**

CE1	CE2	OE	WE	Mode	I/O1 to I/O9	V <sub>CC</sub> Current
H	X	X	X	Not selected	High Z	I <sub>SB1</sub> , I <sub>SB2</sub>
L	L	X	X	Not selected	High Z	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	H	H	Output disable	High Z	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	L	H	Read	Data out	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	X	L	Write	Data in	I <sub>CC1</sub> , I <sub>CC2</sub>

X : "H" or "L"

**DC Recommended Operating Conditions**

(Ta = 0 to + 70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
		4.5	5.0	5.5	
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	- 0.3*	—	0.8	V

\* V<sub>IL</sub> = - 3.0V Min. for pulse width less than 20ns.

**Electrical Characteristics**

**• DC and operating characteristics** (V<sub>CC</sub> = 5V ± 10%\*, GND = 0V, Ta = 0 to +70°C)

Item	Symbol	Test conditions	Min.	Typ.**	Max.	Unit	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>	-1	—	-1	μA	
Output leakage current	I <sub>LO</sub>	V <sub>I/O</sub> = GND to V <sub>CC</sub> , CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub>	-1	—	-1	μA	
Operating power supply current	I <sub>CC1</sub>	CE1 = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA	—	—	—		
Average operating current	I <sub>CC2</sub>	Cycle = Min, Duty = 100%, I <sub>OUT</sub> = 0mA	-15	—	100	140	mA
			-17	—	90	130	
			-20	—	80	120	
			-25	—	70	120	
Standby current	I <sub>SB1</sub>	CE1 ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	—	—	1	mA	
	I <sub>SB2</sub>	CE1 = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> , Cycle = Min.	—	20	30	mA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	—	—	V	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0mA	—	—	0.4	V	

\* V<sub>CC</sub> = 5V ± 5% for CXK59288P/J-15/17

\*\* V<sub>CC</sub> = 5V, Ta = 25°C

**I/O capacitance**

(Ta = 25°C, f = 1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	6	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	7	pF

**Note)** This parameter is sampled and is not 100% tested.

**AC characteristics**


**• AC test conditions**

(V<sub>CC</sub> = 5V ± 10%\*1, Ta = 0 to +70°C)

Item	Conditions
Input pulse high level	V <sub>IH</sub> = 3.0V
Input pulse low level	V <sub>IL</sub> = 0V
Input rise time	tr = 3ns
Input fall time	tf = 3ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

**Output Load (1)**

**Output Load (2) \*3**



\*1 V<sub>CC</sub> = 5V ± 5% for CXK59288P/J-15/17

\*2 including scope and jig capacitance

\*3 for tLZ1, tLZ2, tOLZ, tHZ1, tHZ2, tOHZ, tOW, tWHZ

**Fig. 1**

## • Read cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	15	—	17	—	20	—	25	—	ns
Address access time	t <sub>AA</sub>	—	15	—	17	—	20	—	25	ns
Chip enable access time (CE1)	t <sub>CO1</sub>	—	15	—	17	—	20	—	25	ns
Chip enable access time (CE2)	t <sub>CO2</sub>	—	8	—	9	—	10	—	12	ns
Output enable to output valid	t <sub>OE</sub>	—	8	—	9	—	10	—	12	ns
Output hold from address change	t <sub>OH</sub>	5	—	5	—	5	—	5	—	ns
Chip enable to output in low Z (CE1, CE2)	t <sub>LE1</sub> *, t <sub>LE2</sub> *	3	—	3	—	3	—	3	—	ns
Output enable to output in low Z (OE)	t <sub>OLZ</sub> *, t <sub>HZ1</sub> *	2	—	2	—	2	—	2	—	ns
Chip disable to output in high Z (CE1, CE2)	t <sub>HZ2</sub> *	—	8	—	8	—	9	—	10	ns
Output disable to output in high Z (OE)	t <sub>OZH</sub> *	—	7	—	7	—	8	—	9	ns
Chip enable to power up time (CE1)	t <sub>PU</sub>	0	—	0	—	0	—	0	—	ns
Chip disable to power down time (CE1)	t <sub>PD</sub>	—	15	—	17	—	20	—	25	ns

\* Transition is measured  $\pm 200\text{mV}$  from steady voltage with specified loading in Fig. 1-(2).  
This parameter is sampled and is not 100% tested.


## • Write cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	15	—	17	—	20	—	25	—	ns
Address valid to end of write	t <sub>AW</sub>	11	—	12	—	13	—	15	—	ns
Chip enable to end of write	t <sub>CW</sub>	12	—	13	—	14	—	16	—	ns
Data to write time overlap	t <sub>DW</sub>	9	—	10	—	11	—	12	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	10	—	11	—	13	—	15	—	ns
Address set up time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time ( $\overline{\text{WE}}$ )	t <sub>WR</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time (CE1, CE2)	t <sub>WR1</sub>	0	—	0	—	0	—	0	—	ns
Output active from end of write	t <sub>OW</sub> *	3	—	3	—	3	—	3	—	ns
Write to output in high Z	t <sub>WHZ</sub> *	0	8	0	8	0	9	0	10	ns


\* Transition is measured  $\pm 200\text{mV}$  from steady voltage with specified loading in Fig. 1-(2).  
This parameter is sampled and is not 100% tested.

**Timing Waveform**


- Read cycle (1) :  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read cycle (2) :  $\overline{WE} = V_{IH}$




- Write cycle (1) :  $\overline{WE}$  control



• Write cycle (2) :  $\overline{\text{CE1}}$  control




• Write cycle (3) :  $\overline{\text{CE2}}$  control



\* During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.


Package Outline Unit : mm

CXK59288P 32pin DIP (Plastic) 300mil



SONY NAME	DIP-32P-03
EIAJ NAME	*DIP032-P-0300-A
JEDEC CODE	_____

CXK59288J 32pin SOJ (Plastic) 300mil



SONY NAME	SOJ-32P-02
EIAJ NAME	*SOJ032-P-0300-A
JEDEC CODE	MO-077-AC